Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am using ICFB5.1.41_USR4 and I created instances of pcells and contacts using dbCreateParamInstByMasterName. I got the layout that I want but the contacts` Rows and Columns parameter values are both "0" once checked on the properties window although I have the correct contacts layout based on what I specified on the l_params options during generation.
I needed to use dbCreateParamsInstByMasterName because I have to specify the instance name, otherwise I could just use leCreateContact but you cannot assign instance name using this (saved on the ROD tab).
Do I need to re-evaluate my contacts to have the correct parameter values in the params window, same as what needs to be done for pcells? If so how can I do this? I am using the gpdk090 library.
Thanks and best regards,
Sounds odd. Can you give an example piece of code with the all arguments to dbCreateParamInstByMasterName, so I can try it out?
In reply to Andrew Beckett:
Here is a sample code with params.
CreateParamInstByMasterName(CV "gpdk090" "M3_M2" "symbolic" "ROD_x20535_y18135" list(20.535 18.135) "R90" 1 list(list("column" "float" 3) list("row" "float" 5) ))
I get a 3x5 via but once I do query of the via, the parameters window reflects "0" values for rows and column.
Note that if I do not include the l_params I get a single via whose parameters are correctly reflected once I do a query.
Could it be I get the syntax for the l_params wrong?
Thanks for your help.
In reply to nuSkill:
Thanks alot! I knew it will be something so simple :(