Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I want to find out if a wire (I have it's data base Id) has a probe on it and probe name. Net's name may differ from the name at top-level schematic.And, of course, using SKILL. (icfb 5.10.41)
Have you found any solution on this?
I am trying to find all the terminals a net connects to through the hierarchy (both up and down).
AddNetProbe give this functionality but there doesn't seem to be a away to find out through SKILL if a net has a probe on it.
Using IC 6.1.
In reply to kglaros:
There will be a "probes" assistant in IC616 (currently due Q2 2013) which will tell you this level of information. I don't think you can extract it from a probe right now - you'd have to trace the nets yourself (which is a non-trivial amount of work).
Yes, e.g. to obtain the name of the nets with probes:
probes = geGetAllProbe()
probe_types = probes ~>probeType
nets = probes~>pathObjectName
And then you can use function geGetAdjustedPath(win net_name) to obtain the name of the the net with net_name at the highest level of hierarchy. If two nets have the same root net, they are the same net.
In reply to Runner:
That doesn't help much - if I add a probe at the top level, and then descend into a block, the pathObjectName is the top level name - so it doesn't tell you what the name in this cellView is.
In reply to Andrew Beckett:
Actually, it helps and there is answer in my post - you have to derive root name for each net in the cell and compare it with root name of the net at different level (where you placed the probe).