Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have a question. I wrote a skill procedure to create res pcell and cdf for instance. when I change the w, l and res value, the callback will be trigger and calculation the correct value and return the value to the property list.
But when I use "q" to show the "Edit Object Properties" in virtuoso schematic, and change the res "cell Name" to other res type such change rpplus to rnplus, the w, l, res value will directly pass from the rpplus to rnplus, not any change, but part of other parameter such rho and model will change from rpplus to rnplus. Now when I change the w or l value, the callback will be trigger and the res value will return correct value.
I want to know how to get such change event and make the callback procedure to automatic calculation the res value by the correspond new rho(rnplus) and refresh it, not remain the old rpplus value and need to change the w or l to get correct value by hand.
May anyone help me? Thanks
You can't. There's the possibility to disable the lib and cell fields on the edit properties form - which is how some people prevent this scenario.
I would suggest logging a service request on this - there are CCRs requesting some kind of callback on the changing of cells; it's not quite as straightforward as just needing to call the callbacks - you may have property values which are meaningless on the new instance (e.g. default values with storeDefault=yes can mean that you can end up with the wrong model if you're not careful).
In reply to Andrew Beckett:
Thanks Andrew, I got it. I can't trigger cdf callback by the property change.