Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I've got extract view (for generating netlist from layout) generated by Synopsys StarRC.
There is a problem, which causes certain net names to be uppercase (when in the layout and in the subcircuit interface are lowercase).
I want to find all net names in the extract view, and workaround the problem (by changing them to lowercase, via a certain flow).
Trying to find labels, as done in layout view yielded 0 matches (using setof).
I am using IC 6.1.5 500.7
Any feedback is more than welcome.
You could do something along these lines (completely untested, but shows the principles maybe):
foreach(net cv~>nets newNet=dbMakeNet(cv lowerCase(net~>name) dbMergeNet(newNet net))dbSetConnCurrent(cv)
Note there is no checks in here to see if the new net exists already - so if you're creating shorts (might want to use dbCreateNet instead of dbMakeNet).
Also, I suspect the problem is really that you need the terminals to be renamed, not the nets. Terminals are more straightforward, as you can just change the names of the terminals directly:
foreach(term cv~>terminals term~>name=lowerCase(term~>name))dbSetConnCurrent(cv)
In reply to Andrew Beckett: