Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
You didn't say which IC615 hotfix you're using - I think this was broken in an earlier hotfix and is now fixed (it may be ISR7 that it was fixed in, I can't quite remember).
You might be able to workaround it by calling plot(waveform[ind] ?expr list(sprintf(nil "waveform[%d]" ind))) - effectively giving it a unique name - but I can't quite remember if that worked or not as a workaround.
Which subversion are you using? (Help->About will tell you)
In reply to Andrew Beckett:
It is 184.108.40.2060.3.
Thanks for the suggestion. I did try something similar to that previously. The plot names do turn out unique, but the waveforms themselves are still not right.
In reply to Eshar:
Best would be to use a newer subversion (e.g. latest hotfix), but if you can't, try:
for(i 0 2 famSetExpr(waveform[i] `waveform[,i]) awvPlotWaveform(currentWindow()||newWindow() list(waveform[i]))))
use awvPlotWaveform instead of plot(), and the famSetExpr() is setting the expression on the waveform object itself.
I think that will probably work...
Thanks. That works. I couldn't find these functions in either the ocean or the skill reference guides from 2011. Is there some document that explains them?
awvPlotWaveform is documented in the Virtuoso Visualization and Analysis XL SKILL manual (<ICinstDir>/doc/vivaxlskill/vivaxlskill.pdf ) - you can find this by running cdnshelp or Help from the pulldown menus in Virtuoso and searching.
famSetExpr is a private (and thus undocumented) function which I was merely providing as a means of working around your problem.
The correct solution is to update to a recent hotfix.