Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Is it possible to change view name of the instance by the skill code? The question is, that I have in schematic view "iopin" instances with viewName "symbolr" and I need to change it on "symbol", I try to do it from instHeader:
inst = setof(i pcCV->instances i->cellName == "iopin" && i->viewName == "symbolr"); foreach(i inst dbSetInstHeaderMasterName(i~>instHeader i~>instHeader~>libName i~>instHeader~>cellName "symbol") ; );end foreach
But in result I have WARNING message:
*WARNING* can't set two instHeaders to the same master
Which version are you using? It's a bit odd iterating over the instances and then setting the instHeader on each instance - the instHeader is common to all instances of the same type - so setting it once will set all instances in one shot. So you'd iterate over cvId~>instHeaders and then change them once.
If you want to set each instance separately, you'd set the master attribute on the instance - and the instHeaders will take care of themselves.
So setting the instHeader master is a very quick way to change all instances of a lib/cell/view to a different lib/cell/view in one go.
That said, I tried doing what you were doing in IC615, and couldn't reproduce the problem (but as I said, it's a bit of an odd way of doing things anyway).