Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I answered a similar question in this thread last week. Set the diode to have the area set to pPar("l")*pPar("w"). The LVS netlist (CDL, I assume) would also have the expression (l*w) but that shouldn't be a problem for any LVS tool to be able to resolve during LVS.
In reply to Andrew Beckett:
Thanks for your help!
We want to replace the function expression with real numbers because we have perl program to transfer the cdl output to Calibre LVS netlist format.
We use PDK callback(from the other cell) to solve some function expression problem.
Unfortunately, there is no area callback function in the PDK.
Is it possible to write a simple callback to solve the problem?
cellId = ddGetObj("library" "cellname" "cellview")
cdfgData = cdfGetInstCDF(cellId)
cdfgData->area->value=sprintf(s "%g" (l*w))
In reply to geeknerd:
But Calibre is perfectly capable of evaluating the expression - so why would you do this?
A callback cannot solve this problem. If you have a block (say "myblock") which accepts CDF parameters w and l, and within myblock you have an instance of a diode which needs an area, as I said, the diode should allow the area to be set as pPar("w")*pPar("l").
Imagine instead that you wanted to do this with a callback. You have two instances of myblock, one with w=1u,l=1u and one with w=2u,l=3u. If you (somehow) set the area on the diode instance inside myblock to be w*l for one instance, it will be wrong for the other. Potentially you could have a pseudo-flattening netlister which creates a separate subckt for each variant, but that's a lot of work (I wrote one of these many years ago (about 20) when Dracula's expression evaluation didn't really work yet), and complete overkill when the Verification tool can evaluate the expression. Essentially you need the expression to be evalated as the design is elaborated in the tool that reads the netlist - be it the simulator or the LVS tool.
It sounds as if you must have the incorrect switch or stop view list setup. You need to ensure that the switch list contains the name of the view to switch into, and that it doesn't have a stop view listed before the schematic view.
If you still have a problem, please contact customer support so that somebody can look at your data to understand what is wrong with your set up. This is pretty straightforward and not unusual though, so I'm sure it's just something wrong in how you've told it to netlist.