Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
did anybody try to get the capinfo during the monte carlo analysis? I have done a simulation from ADE, I can see the capacitance variation in spectre output file(logfile), there is a captab output in each iteration, but why I can just get the nominal simulation results when i perform a simulation from command "spectre input.scs" where I modify the info statement in the netlist ( capInfo info what=captab where=file file="%C:r.info.what" save=all threshold=0 detail=node sort=name), there is only the capacitance of the nominal transient simulation in the file "input.info.what" . where am i wrong?
The problem is that your info statement is not within the surrounding montecarlo analysis. You can't do that because there's no hook to do it. Even if you could, it would overwrite it at each point (you could use %A in the filename, and make sure you have "save family data" turned on, which would probably get around that).
So I think you'll need to file an enhancement request, or run the simulation from spectre command line yourself with an edited netlist - or turn off all the analyses in ADE and put the analyses, including the monte carlo, in an include file.