Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
The DRC rules require different spacings for two single contacts and an arrayed contacts. For example, when there are only two V1 vias, the spacing is 0.21. If the vias form an 4x4 array, the spacing should be 0.25 instead.
In the technology file, we can create symbolic contacts which can be called when you press "o" ( or use menu "create Contacts..."). But the spacings can't change if rows and columns are > 4. Although the user can change the pitch manually, it's a little tedious.
So we want to change the definition of the symbolic contacts to make spacing change automatically. In the spacingRules (one subclass of physicalRules class) we defined "viaSpacing "V1" list(4 0.25 0.25)". But it doesn't work. We can write skill codes to do this, but that seems overkill.
Dose anybody know a simple way to modify the technology file to make it?
Can you say which version of the tools you're using? It's quite important for this question. I'm guessing IC5141, but I don't want to spend a lot of time explaining it for one release only to find that actually you're using a different one...
In reply to Andrew Beckett:
You're quite right; we are using IC5141_usr6. Maybe too old, but we can only use this one.
In reply to Howel:
In reply to sPoK:
And for Howel's IC5141 question, you probably need to be using cdsVia vias rather than the simple symbolic contacts (I didn't have a chance to test this, I'm afraid).
In reply to dmay:
I remember experimenting with this constraint earlier, it has a limitation on number of adjacent via cuts, there's no point setting numcuts above 8 since every center via can be surrounded with max 8 vias so spacing is increased already at 3x3 via matrix which I don't want.