Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I had try to control the color of the net probe with no success.
I tried using the function: geEnterAddNetProbe( hiGetCurrentWindow() list( "y0" "drawing") nil t )
and change Y0 to Y1 or Y0 to Y9 and the net probe color is changing each time I enter this function.
Is there a way to control the net probe color (create probe with red color for example).
Thanks in advance.
I don't really understand your issue - for me, "y1" is red, so if I call the above function with "y1" instead of "y0", every net I probe ends up in red - if I click on multiple nets, or if I call the function several times. It does not cycle.
Can you clarify what the actual issue is?
In reply to Andrew Beckett:
From some reason it is not working for me.
I am selcting one net in shematic.
I enter in the ciw the command: geEnterAddNetProbe( hiGetCurrentWindow() list( "y1" "drawing") nil t )
The net change to some color (not allways red)
when entering the same command in the ciw again the net color cycle.
In reply to eyalg:
Which version are you using? Type getVersion(t) in the CIW...
"sub-version IC6.1.4-64b.500.12 "
Hmm, I tried that version, and saw the same behaviour - it worked for me. In fact there was a CCR (1025095) which was related to the fact that as soon as you'd probed with a specific colour, and then used the normal probe command (from the menu), it no longer cycled - that's the behaviour I see in IC614 ISR12. This was fixed in IC615 ISR13, and now I see that it is indeed cycling OK when I go back to using the normal probe command.
So I don't know why you're seeing what you're seeing (that version has not been supported for some considerable time now).