Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I got the following error on plotting results when doing ac analysis with my layout.
*Error* Trying to plot expression <VF("/I30/60:net1378" "/home/heyongsheng/simulation/test_delay_line/spectre/config") >, which do not evaluate to be plotted.
Chances are little that this problem stems from the net expression "/I30/60:net1378" because I chose this net from the layout and I managed to get the same net expression plotted when doing tran analysis. I guess the error is caused because the psf file is larger than 2G. To confirm it, I reduced the sweep points per decade from 1000 to 100 when doing ac analysis. This time, as the psf file is no longer larger than 2G, the net expression was plotted successfully without the above error. Does anyone know the exact reason for this problem? How can I solve it? I appreciate it for your help.
P.S. The sub-version of my icfb.exe is 184.108.40.2060.6.151 (32-bit addresses). The version of my spectre is 220.127.116.11 32bit. My waveformtool is wavescan.
I think the only choice is to use ViVA from IC61X to read it (ideally IC615 or IC616) to read the results database. We added support for "chunking" PSF in IC5141 but that was only for transient data (not AC). The more general solution was done in IC61.
Or of course you could save fewer signals.
In reply to Andrew Beckett:
Thank you for your help. But I do not have IC615 or IC616. Perhaps, saving fewer signals can be the alternative way, but how can I determine which signal will be saved and which will not? You see, I usually choose the outputs from the ADE interface, but I do not think this is what you intend to say.