Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to calculate the Effective no.of bits,SINAD,SNR etc. for a delta-sigma ADC. As per the OCEAN reference document on page 427 for the function "spectrum" , it shows that these parameters are calculated using the DFT of any given input signal.
However,when I am using the below expression its showing that evaluation of the expression has failed.
spectrum (dft(VT("/net028") 0 1e-06 4096 "Rectangular" 1 "default") 4096 500K 1 2G "Rectangular" nil "sinad")
Please provide your insights on this and what could be the possible solution for this.
FYI: I calculated the DFT separately and used the spectrum function which gave me an erroneous result( I assume!!)
While calculating the SNR,ENOB using the "spectrum" function in calculator,I seem to be getting rather erroneous results. As seen in the attachment, I am getting "-1.9 bits" as my resolution and the SNR/SFDR is 0!! I really don't understand this why.
I have followed the below steps for the above results
Sent the transient output data to calculator. This is my input signal to the spectrum function.
32768 is the number of bins I desire to use
800K is the bin size. My transient simulation time was 1.25u
1 is the starting FFT frquency
13.1072G is the end FFT frequency. // I had also performed a dft of the same signal from which I obtained the input & output signal frequencies.
Please let me know what is the problem. Is this an issue with Cadence or in the manner in which the computation is being done?
In reply to ksnf3000:
It's hard to debug without seeing the input data. Please contact customer support.