Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am writing a program which involves displaying the heirarchical tree of all the instances and nets in a Cadence cell, exactly like it appears in the side of the cellview in Cadence. To do this I am writing a .restore file to the command line which should select all objects in the cellview. My problem is that I don't want my program to open Cadence, but can't find a way to select all the objects in a cellview without having the view window open and using the function geSelectAll().
Is this possible to do?
All help is much appreciated
I'm not sure why you want to "select" the items. You can loop through all the instances in a cellview without opening it in a window if you have the cellview id:
cvId = dbOpenCellViewByType("myLib" "myCell" "myView")foreach(inst cvId~>instances printf("Lib: %s Cell: %s View: %s Inst Name: %s\n" inst~>libName inst~>cellName inst~>viewName inst~>name))
In reply to dmay:
Thanks alot that's just what I needed!
In reply to lc2710:
To generate a tree, you may want to loop through the instance headers instead of all the instances. The instHeader (cvId~>instHeaders) points to a master and to all the instances which use that master. A regular hierarchical cell has only one instHeader pointing to all of its instances. A pcell or via may have multiple instHeaders, one for the superMaster and one for each variant master.