Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have question about how ADE managing its outputed node/pins.I open ADE -> Outputs -> To be saved -> Select On SchematicI have selected the pin on an Instance from schematic.similar below:I44/vout1I44/vin2pThen I go to Simulation -> Netlist -> CreateThe value under save line in the netlist issave I44:6 I44:1My question is how did ADE convert the value I selected? That's all.Thanks.
In your note you said that you selected the pin of the instance - this will cause ADE to save the current through that pin. If you select the wire (net) then you would get the appropriate save statement for the node voltage, if that's what you want instead. Otherwise, if your question is about the :6 or :1, this is the save statement for the current through the device terminal, where the internal terminal names are "6" and "1" respectively, represented in Spectre syntax.
Hopefully this answers your question?
In reply to skillUser:
In ADE you specify the instance name and terminal name you wish to save or plot the current through (by probing on the schematic). During netlisting, the netlister keeps track of mapping information - in this case the simulator syntax is to give the instance name and terminal position (by order). So when a subckt is netlisted, the netlister remembers the mapping between terminal name and terminal order, so that anything that needs referencing by order can do so.
Spectre itself can have terminal currents saved by terminal name rather than by position, but for historical and compatibility reasons it is done by order.