Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
How do I get the list of blockage layers from the techfile, library or cellview.
Is this correct way to toggle the visiblity and selectablity by using the commans below.
pteSetVisible("Blockages;Routing Blockage;M1" nil "Objects")
pteSetSelectable("Blockages;Routing Blockage;M1" nil "Objects")
Would the pin blockage be about the same on get the list and toggling the visiblity and selectablity?
To get a list of the layer-purpose pairs that are of type blockage, one way is as follows:
tf = techGetTechFile(ddGetObj("myTechLibName"))
blockageLPs = setof(lp tf~>lps lp~>purpose=="blockage")
=> (db:0x18e15d68 db:0x18e15dd0 db:0x18e15e38 db:0x18e15ea0 db:0x18e15f08
db:0x18e15f70 db:0x18e15fd8 db:0x18e16040 db:0x18e160a8 db:0x18e16110
=> ("Metal1" "Via1" "Metal2" "Via2" "Metal3"
"Via3" "Metal4" "Via4" "Metal5" "Via5"
This is a list of LP objects, i.e. each item on the list is a layer-purpose pair object in the technology file. From this then you know which layers have blockages defined for them (as layer-purpose pairs in the techfile, I'm not talking about which layer blockages might exist in a design). I haven't looked into your second question - the commands look about right but I've not tested. Not sure what you mean about "the pin blockage", sorry.
Hope this helps!