Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello, I've been trying get a list of instances that used a design variable in a design via a SKILL script. It is like the "Variable -> Find" command in an Analog Artist, but it search for only one instance. If possible I would like to get a list of instances.I know how to get a list of design variables used in a design, asiGetDesignVarList( session )Is there a direct command or a script to get a list of instances that used a design variable in a design?Thanks in advance for the help.Gilbert
Gilbert,I was just looking up how I'd done this in some code I wrote last year to do this - but it turns out there was no direct function, and I was using some private SKILL function to do it. Please contact Cadence Customer Support, to ask for an enhancement for a public function to retrieve this information.Otherwise, you'd have to visit all the instances in the design, looking at the CDF properties on each instance, and then using the ael.* functions to parse any expressions to pull out any variables found.Regards,Andrew.
In reply to archive:
I have project about migrating our simulation tools from IC5141 to IC6.1. I have problem on extraction of design variable from schematic.
In IC5141, we can extract the design variable list using the the following command:
design(LIB CELL VIEW)
session = asiGetCurrentSession()
lstDesignVariable = asiGetDesignVarList(session)
I know socket simulation is no longer supported in IC6.1 but when i changed the simulator to 'spectre.
The return of asiGetDesignVarList is always nil.
I found the hidden file of design variable from netlistDir() but our tools used many schematic and it's inconvinience to user if everytime he/she input the schematic temporary netlist is created. This idea is not a good idea.
Is there anyone know what the SKILL command for extracting design variable in IC6.1?
Thanks in advance.
In reply to AMALAYER:
That would work if there were design variables defined for the cell (i.e. if the "Copy to cellView" has been used in ADE). I don't think that's any different between spectre and spectreS.
There's also artGetCellViewDesignVarList(cvId) which will tell you the saved design variables (actually stored on the cell's property bag).
The functions for finding and searching for design variables down the hierarchy are unfortunately private SKILL functions, so I won't "out" them here... (because they'd be liable to change, and I don't want your code to break if we change or remove the functions, which is why they're private).