Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
At the tool path "..../MMSIM101/tools/ultrasim/bin" I see the link to executable ultrasim64.
However I have to exclude ultrasim from the 64bit tools in order to run (my machine is i5 and tools run on centOS).
Is there a way to use 64bit binaries for ultrasim ?
I use the following in order to simulate with spectreVerilog
setenv CDS_AUTO_64BIT EXCLUDE:spectreVerilog
However I remember the tool to argue about not supporting spectreVerilog in 64bit execution.
The simulation did not seem to stop but I ended it as it was too slow. Could not even see the first spectre pass.
Is the key spectreVerilog OK to use this tool in 32bit execution? Should I use UltraSim-Verimix or anything else instead?
Thanks for your time,
I don't really understand your question. I don't see why you can't use the 64bit binaries for Ultrasim? If you're running on a 64 bit OS (although the OS you're using is not a supported one), you should be able to run 64 bit version. Note that 64 bit doesn't make it faster - it just increases the memory capacity and so the ability to run larger designs.
You can't use the word spectreVerilog in the CDS_AUTO_64BIT because this has to be the name of an executable, and there is no executable called spectreVerilog. I also believe that running 32 bit only makes sense if you are really using spectreVerilog.
I would in general advise using AMS Designer (simulator "ams" in ADE) rather than spectreVerilog, because spectreVerilog is ancient and has had no significant work on it in many years (it uses Verilog-XL rather than the "NC" (INCISIVE) digital simulators); AMS Designer is our mainstream mixed-signal simulation solution, and supports spectre, APS, and Ultrasim as the analog solvers, and supports more languages, and also will work in 32 or 64 bit modes.
In reply to Andrew Beckett:
Thanks for your quick reply.Indeed I cannot run Ultrasim in 64bit mode.
Below is the message I get:
Connecting to License Server ... Done.Error found by UltraSim. ERROR (USIM-12701): The UltraSim-Verimix (mixed mode) simulator option is not compatible with 64-bit platforms. The UltraSim simulator will exit the current session. Either run the simulation on a 32-bit platform or turn off the UltraSim-Verimix option before running the simulation again.
simop@vlsi-lab07 /home/simop/cadence/umc65ll_lib$ uname -mx86_64simop@vlsi-lab07 /home/simop/cadence/umc65ll_lib$ echo $CDS_AUTO_64BITALLsimop@vlsi-lab07 /home/simop/cadence/umc65ll_lib$ virtuoso& 26761
Could it be a problem of the LD_LIBRARY_PATH?
This library is not set up with the new .cds_t_cshrc that configs the environment ofall cadence tools.I have:
simop@vlsi-lab07 /home/simop$ echo $LD_LIBRARY_PATH/usr/local/cuda/lib64:/usr/local/cuda/lib:/lib:/usr/lib:/usr/local/lib:/usr/X11R6/lib:/local/tools/cadence/soc/tools/lib:/lib64
I chose to use ultrasim and spectreVerilog as simulation tool because I have aTOd and dTOa units around the inputs - aoutputs of the
main chip. So I simulate giving as input a verilog testbench.
Can I do this with ams? (I am in trying to build a stimulus file for ams)
Can I assign value to bus with ams?
Thanks for your concern,
In reply to Thodoros:
No, because you're setting CDS_AUTO_64BIT to ALL, it will try to run Ultrasim in 64 bit mode.
So either do:
setenv CDS_AUTO_64BIT EXCLUDE:ultrasim
No need to worry about the verilog part, because VerilogXL is only available in 32 bit mode anyway.
Its nothing to do with LD_LIBRARY_PATH - it's just that you're running Ultrasim in 64 bit mode despite it telling you not to.
Note that you can run 32 bit applications on 64 bit operating systems - just not the other way around.
And yes - AMS has all the features of Verilog (or SystemVerilog, or VHDL) - so you can assign busses.
I do not think that I understand sorry.
Why does ultrasim tell me not to run in 64 bit mode? I think ultrasim64 can support this.Is it the mixed mode that cannot support it?
Anyway I use setenv CDS_AUTO_64BIT "EXCLUDE:spectre,ultrasim"that bypasses 64 bit mode for both spectreVerilog and ultrasim.
Thanks for the information you have given me about AMS. I will try to inclose the verilogtestbench inside the stimulus file.
The message is not terribly well worded:
ERROR (USIM-12701): The UltraSim-Verimix (mixed mode) simulator option is not compatible with 64-bit platforms. The UltraSim simulator will exit the current session. Either run the simulation on a 32-bit platform or turn off the UltraSim-Verimix option before running the simulation again.
But what it is trying to sayto you that the mixed mode simulation cannot be run in 64 bit mode. This is (I believe) because the verilog part has to be 32 bit (because it's the ancient Verilog-XL; it's never been ported to a 64 bit version), the ultrasim side has to be too. So you need to run ultrasim in 32 bit mode when running with verimix.
The message talks about platforms, but it's really the "bitness" of the executable that matters.