Custom IC Design

Latest Posts

Discussion

NO DC solution found(No convergence) when use ADEXL,but use ADEL is right.

Category: Custom IC Design

By SpiceHusky

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 2102 views
Discussion

Spectre warning: there are some nodes and instances from the netlist topology check.

Category: Custom IC Design

By ppptt

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 7286 views
Discussion

PVS fails with version `GLIBCXX_3.4.26' not found

Category: Custom IC Design

By thspaet

$usertype
•
updated over 2 years ago by thspaet

3 replies • 3412 views
Discussion

setting cell's view in config as dynamic parameter

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 2 years ago by sjwprcker

2 replies • 1465 views
Discussion

BJT models HiCUM (bht)

Category: Custom IC Design

By sidm

$usertype
•
updated over 2 years ago by sidm

6 replies • 8542 views
Discussion

DRC check and LVS check has no error but still seeing the layer error?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6480 views
Discussion

Setting dynamic parmeter in pss analysis

Category: Custom IC Design

By Abhrarup

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6579 views
Discussion

Maestro : Width of columns in "Results" Tab is large. How to reduce it?

Category: Custom IC Design

By Saikiran IND

$usertype
•
updated over 2 years ago by Saikiran IND

2 replies • 1562 views
Discussion

Maestro: Simulation Settings as Output Expressions

Category: Custom IC Design

By Saikiran IND

$usertype
•
updated over 2 years ago by Saikiran IND

2 replies • 7189 views
Discussion

The region of operation of MOS transistor

Category: Custom IC Design

By PhD Student

$usertype
•
updated over 2 years ago by PhD Student

12 replies • 14229 views
Discussion

Simulation startup is too slow

Category: Custom IC Design

By Firdos

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 6978 views
Discussion

rexMatchp error when netlist

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6948 views
Discussion

Ramp signal generator in Verilog-A

Category: Custom IC Design

By delgsy

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 9837 views
Discussion

Post Trimming Simulation for Oscillator Circuit

Category: Custom IC Design

By yoshi777

$usertype
•
updated over 2 years ago by ShawnLogan

8 replies • 11261 views
Discussion

design/global variables import from veilogA

Category: Custom IC Design

By Majco

$usertype
•
started over 2 years ago

0 replies • 861 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.