Custom IC Design

Latest Posts

Discussion

Plotting Gm vs Vgs in cadence IC6.1.6

Category: Custom IC Design

By Casp

$usertype
•
updated over 9 years ago by Casp

2 replies • 14664 views
Discussion

mixed-mode S-parameter file

Category: Custom IC Design

By S1ayer

$usertype
•
updated over 9 years ago by Tawna

2 replies • 9069 views
Discussion

default editor for system verilog file

Category: Custom IC Design

By SteveRFIC

$usertype
•
updated over 9 years ago by SteveRFIC

3 replies • 16596 views
Discussion

netlist generation with SystemVerilog netlister plugin

Category: Custom IC Design

By jach78

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 14970 views
Discussion

Clean DFT with tran

Category: Custom IC Design

By itos

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15431 views
Discussion

@(cross) missing crossing?Why is

Category: Custom IC Design

By TerryL

$usertype
•
updated over 9 years ago by TerryL

1 replies • 353 views
Discussion

runams directly on schematic or extracted view

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 25092 views
Discussion

What version of MMSIM has correct actimes/acnames functionality?

Category: Custom IC Design

By msharma

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 1330 views
Discussion

PSS parametric Analysis in rectifier design

Category: Custom IC Design

By SanHad

$usertype
•
updated over 9 years ago by Andrew Beckett

4 replies • 15219 views
Discussion

how to specify different .dspf file for different instances of the same cell

Category: Custom IC Design

By Karev11

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14483 views
Discussion

Extracting Frequency Component from FFT

Category: Custom IC Design

By MenghanSun

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14846 views
Discussion

Print Noise Summary after "ANALYSIS DURING TRAN"

Category: Custom IC Design

By msharma

$usertype
•
updated over 9 years ago by msharma

12 replies • 12527 views
Discussion

ADE L Calculation: Numerical (?) issues

Category: Custom IC Design

By itos

$usertype
•
updated over 9 years ago by Andrew Beckett

2 replies • 13808 views
Discussion

SystemVerilog virtuoso netlister

Category: Custom IC Design

By jach78

$usertype
•
updated over 9 years ago by jach78

6 replies • 21164 views
Discussion

Difference in output of calculator 'pvi' function between ADE XL and ADE L

Category: Custom IC Design

By fanoplane

$usertype
•
updated over 9 years ago by fanoplane

1 replies • 3777 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.