Custom IC Design

Latest Posts

Discussion

How to pause a Monte-Carlo simulation run and release license

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 3 years ago by Svilen64

13 replies • 14255 views
Discussion

Is it possible to make the log window line wrap its text?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 8975 views
Discussion

How to simulate portion of the circuit with pre layout models & remaining circuit with post layout models?

Category: Custom IC Design

By VenkateshTati

$usertype
•
updated over 3 years ago by VenkateshTati

4 replies • 2976 views
Discussion

[Verilog-A/AMS] Using a for loop to instantiate module

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

4 replies • 10923 views
Discussion

[SOLVED] [Verilog-A/AMS] Instantiating verilog-ams with analog input and digital output

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 4498 views
Discussion

Can I pass value between runs in Transient Noise simulation?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by FormerMember

6 replies • 10718 views
Discussion

Assert device check w/ pss.hb

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9156 views
Discussion

Simulating a s-par file created with ADS (advanced methodology)

Category: Custom IC Design

By amitG22

$usertype
•
updated over 3 years ago by amitG22

2 replies • 11198 views
Discussion

Calculator error on arithmetic operation on the reading of digital bus

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by FormerMember

2 replies • 9055 views
Discussion

LayoutXL creating auto connectivity of custom cell

Category: Custom IC Design

By MattTseng

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 9249 views
Discussion

Layout Cannot Show PDK Instance Graph

Category: Custom IC Design

By ovicovic

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10541 views
Discussion

About finding the cellname of .oa files

Category: Custom IC Design

By lingtao jiang

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8490 views
Discussion

Re: command line to select psf directory to allow DC annotation on schematic

Category: Custom IC Design

By slim15

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8816 views
Discussion

Installscape stops downloading

Category: Custom IC Design

By a2tech

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8391 views
Discussion

VerilogA SR Latch with digital output

Category: Custom IC Design

By delgsy

$usertype
•
started over 3 years ago

0 replies • 10431 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.