Functional Verification Shared Code Forums

FEV ISSUE

Narayan2401
10 months ago
I see unmapped points (not-mapped) on both golden and revised side. These are all ddr scan latches.
 
Eg-
 
*/latch_lo_gt_ctech_customlib_ddr_scan_latch[156]/o_reg in golden
*/latch_lo_gt_ctech_customlib_ddr_scan_latch[156]_clock_scan_latch_dt/sttb_$U4/udp1/U$1 in revised
 
There are many not-mapped similar to above one.
 
Below renaming rule doesn’t seem to work
ren rule r1 "_clock_scan_latch_dt" "\/o_reg" -rev
 
Could someone please help here?
  • 3 days ago

    He first might not be a robust solution because the delay of the buffers would vary across the PVT corners and RC corners. In the worst case, there might be a significant variation in the delays across corners and you might witness closure of timing in one corner, but violation in other https://vidmate.bet/ corner.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.