As of July 1, 2021, Google will discontinue the RSS-to-email subscriptions service.
Hence, the email alerts will be impacted while we explore other options. Please stay tuned for further communication from us.

Functional Verification Shared Code Forums

How to verify the functionality of synthesized netlist ?

Tejal Pawar
2 months ago

I am using SCL PDK for my design. I have written a verilog code and through synthesis obtained a sythesized netlist. So to verify the functionality of synthesized netlist in nc launch I used this netlist.v file along with standard cells verilog.v file and verilog_udp.v file but I am getting an error as follows:

|
ncvlog: *E,UDPROW (/home//netlist_simulation/stdlib_scl_pdk_ss_udp.v,12876|32): conflicting row output values row 11 and row 12.
? 0 ? ? 1 1 ? : ? : 0;

Please help  me!

Thanks,

Tejal Pawar

More Content

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.