IC Packaging and SiP Design
Of interest: "Chips-in-a-SiP” are a circuit simulation headache...
IC Packaging and SiP Design Forums
Of interest: "Chips-in-a-SiP” are a circuit simulation headache"
over 9 years ago
Of interest to folks in this forum: In the latest “Chip Design” magazine, there is an article titled: “‘
Chips-in-a-SiP’” are a circuit simulation headache”
Inked by Cadence’s Taranjit Kukal and Keith Felton, the authors describe how today's chip-level circuit simulation environment needs to be able to attach IC package technology to the chip design.
Have a read
and share your thoughts below.
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full