Does anyone have any suggestions on creating footprint with thermal pad that requires topside via tenting on the top side?
I tried making shape symbols for solder mask/ paste mask, but due to the void in the shape it requires I am not able to create it.
I can place the shapes manually in package geo/ SM or PM, but I think lot of the data does not have it to display in the default setting for our filmsetting.
Please let me know if there is a way to make the shape symbols or not.
Thanks in advance.
Have to ask...why top side venting? Your fabricator will be concerned about contaminants getting trapped and either tent both sides or open both sides.
It was one of the suggested method I saw online. We are trying to find a good way to avoid fill/cap these vias to cut cost. Our assembly side does not like to keep it vias open due to solder wicking.
From what I see, the document shows the soldermask around the via, but not completely covered on top side. They suggest capping the top side is better than bottom side on this article so we wanted to experiment with few different options to see what the assembly will prefer.
What is your via pad to SMD pad spacing? Tenting the via will always be cheaper and more reliable than plugging it.
Or, you can set the soldermask opening to the drill size, or slightly larger, allowing them to flush the barrels.
Thank you for your feedback.
Our spacing depends on the complexity of the design.
I will suggest these methods and see what we would like to go through with.
So I'm assuming that voiding the shape symbol pad is not possible?
I've been working with a similar design problem. You can see that Q3 and Q4 have "multiple drill" via arrays inside their drain pads, and there's a little green halo around each one which demarcates the "void" inside the soldermask shape. This padstack has no soldermask layer attached to it; that layer is defined in the foodprint, instead, and because it's a negative layer... adding "voids" means you've added an area that will have soldermask epoxy in it. Double-negation FTW :p
This allows me a nice seque into a related question: If you look at the above picture, and in particular those 15-via patterns in the drain pads of those FETs; it becomes apparent that there are no voids being created in the GND layer (the tan-colored background), unlike the "real" via which can be seen attached to a trace right above Q3. If these holes are through-plated they will result in shorts between the pad and any/all plane layers they intersect.
If this is compared to U6 (thermally-enhanced TSSOP14), the big difference is that the padstack is defined as a rectangle on every layer, whereas in the FET footprint the padstack is defined as single layer. Now -- I know that the fact that it has vias means that it's by definition not single-layer... but I don't know how to have no padstack (*except* the plated holes w/ clearances) on the layers in which I need no connections. The issue with what's been done to U6 is that the rectangle gets connected to the internal planes with a thermal relief, if I do the multi- rather than single-layer footprints. Kind of defeats the purpose ;)
If you look closely at the yellowish-tan GND layer at U6, there's a funny halo also visible there around the thermal pad. That's a shape that's been drawn, slightly larger than the thermal relief, with it's definition as "full connect". This allowed me to have through-hole parts still getting thermal relief connections, but these thermal pads to have nice beefy copper plane connections.
If the (top copper and top soldermask) Gerber layers are brought into GCPrevue; the result is this:
Which I think achieves the topside tenting thing you were looking for. Sorry -- but I can't find an option in GCPrevue to make the layers semi-transparent. That *might* made the above image a bit nicer to look at... =/
I'd really appreciate some comments/thoughts on this. I hope it might produce more interesting discussion on the tenting, thing, too...