Google FeedBurner is phasing out its RSS-to-email subscription service. While we are currently working on the implementation of a new system, you may experience an interruption in your email subscription service.
Please stay tuned for further communications.
In checking your Diff-Pair, I find t is not optimal if one considers ER constant of board say 4 to 5 and variables in the height. Point here is while your math may work out for a certain diff-pair if either…
Application note from Intel:
In order to avoid impedance problems at resistor location you may…
Can you provide the trace and space width of your diff-pair and the height this diff-pair is above a ground or power plane.
Not really enough information to determine based on what you are asking.
The depth of reference plane (L3) is 0.250mm.
The track width is 0.127 mm and spacing is 0.110 mm. The copper thickness is 0.047 mm.
In checking your Diff-Pair, I find t is not optimal if one considers ER constant of board say 4 to 5 and variables in the height. Point here is while your math may work out for a certain diff-pair if either the height or er change then the line you think you have is not exactly optimal considering the variables.
In the workflow they are basically showing you where the impedance discontinuity is showing up so what you would have to take into account is the typical impedance of the segments at the end of the line to fix the issue. In the picture you can see the lines entering the pads are highlighted in red and green.
You could try the following. Keeping everything as it is now. Make both the green trace and red trace segments wider and re-run the analysis to see what it indicates.
On a diff-pair there will always be oddities at the end of the line. A good rule of thumb is to consider the pin spacing of say the IC that your diff pair is connecting to and make the diff pair spacing close to this. The advantage is that when you get to the end of the line and you have to go wider on the space to enter the pins there will be less discontinuity. Wider lines in the diff-pair are also better.
You could also try this diff pair instead if your design can stand it. This will also account for the variable ER & +,- a few mils in stackup height.
Trace width = 7.5 MilSpace = 10 Mil.
Where the segments enter the pads and break away from the main line.
Trace width = 15 MilSpace = 25 Mil , that assumes the pn spacing is close to 25 Mil
One last thing. You see above the trace width of 15 Mil with a space of 25 Mil. The impedance of this is still 100 Ohms Diff. What this does is effectively matches the main line impedanceto where it branches out and goes into the IC.
All the best
In order to avoid impedance problems at resistor location you may open the reference plane under.
many thanks for your help