Home
  • Products
  • Solutions
  • Support
  • Company

This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Products
  • Solutions
  • Support
  • Company
Community PCB Design & IC Packaging (Allegro X) Allegro X Capture CIS Capture Hierarchy- using global power pins for signal nets...

Stats

  • State Verified Answer
  • Replies 4
  • Subscribers 40
  • Views 1391
  • Members are here 0
More Content

Capture Hierarchy- using global power pins for signal nets?

Lock2002
Lock2002 10 months ago

We have a RF design that we decided to use a hierarchical schematic. This is primarily to make it easier to follow (30+ pages). The designer added all ports for the RF paths, but we just realized that we are missing ports for all digital logic. I can add the ports, but it will make a mess of our pretty block diagram. I was considering replacing the off-page symbols with global power symbols. Can someone give me a reason not to do this?

Thanks 

  • Sign in to reply
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information