Community PCB Design Allegro PCB Editor and PCB SKILL Balancing multilayer circuit with plated holes

Stats

  • Replies 0
  • Subscribers 148
  • Views 621
  • Members are here 0
More Content

Balancing multilayer circuit with plated holes

PCBTech

In a PCB having high-density interconnects (HDI), designers should take special care when placing the holes, be it a component hole, mechanical hole, or via. If holes are not placed carefully, the PCB can run out of space, making it very difficult to complete the routing.

Suppose a high-speed transmission signal cannot cleanly return to its source through the reference plane because the placement of the vias was improper. In this case, it can result in electromagnetic interference in the board. This can result in signal integrity issues and thereby decrease the performance of the circuitry.

Click here to learn about some of the problems that can come up when designing multilayer circuits with plated holes and how to work with them.

Team PCBTech

Cadence Design Systems

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.