






JUMPER_BLOCK_2-PIN
MJB1

POR_OVERRIDE select
Default: 2-3 GND




FPGA Bank 0

XILINX

TITLE: FPGA Bank 0
SCHEM. : RUHS COMPLIANT
HW-D1-VCU118-REV1-1

ASSY P/N:
PCB P/N:
SCH P/N:
TEST P/N:

DATE: 16/04/2019 12:50	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 3 OF 76	DRAWN BY: DN



System Controller Zynq
XILINX
 TITLE System Controller Zynq 1 ASSY P/N: 04
 SCHEM. ROHS COMPLIANT PCB P/N:
 HW-U-12110-REV1-1 SCH P/N:
 TEST P/N:
 DATE 16/04/2019 12:51 VER: 1.1
 SHEET SIZE: B REV: 02
 SHEET 46 OF 76 DRAWN BY: DN