// VerilogA for behavioral_blocks, test1, veriloga

`include "constants.vams"
`include "disciplines.vams"

module test1(in, out);
input in;
output out;

electrical in, out;

endmodule