Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Does anyone know how to remove all the underlines from my ref designators in my schematic. I performed a back annotate and noticed this showed up as some new 'user modified' feature for tracking ref des changes. But I can't seem to find out how to remove the underlines?
With the 16.6 hotfix 1 installed, there is an option at "Accessories -> Cadence TCL/TK utilities -> Utilities -> Extended Preferences -> Schematic -> Display Underscrore on User Assigned Part References" to control the display of this behavior.
Using this option, you can select it to not display on screen as well as print.
If you would like to selectively hide the underline for any specific part reference, i.e. to unset the underline for a specific part reference, you can select the part (instance) on schematic, then from the RMB (Right Mouse Button) menu, select "User Assigned Part Reference -> Unset".
In reply to hmkr:
I tried to follow your instruction above up to ""Accessories -> Cadence TCL/TK utilities -> Utilities -> Extended Preferences -> Schematic ->" and then I don't have the option for " Display Underscrore on User Assigned Part References".
I have 16.6 but I'm not sure about the hotfix. Do you think this is the result of hotfix not being installed?
In reply to HadiT:
We can't get the hot fix installed for weeks per IT backlog, is there any other way to remove this underline?
In reply to DonlAZ: