Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have an existing board design consisting of two analog channels that are inputs to an A/D to a microcontroller. These analog channels consists of 6 SMT IC's with about 45 SMT discrete components (resistors, capacitors, diodes). Channel 1 is placed at right edge of tha board and Channel 2 is placed directly below Channel 1. The key is that both channels must have the same routing and placement for the board to operate properly. I would like to use the Design Reuse function to simplify the task of manually placing and routing Channel 2, the same as Channel 1. I have created the channels on the schematic as hierarchical blocks that connect externally to other signals on the board. The netlist has been checked thoroughly for connectivity between the Channel Blocks and the rest of the board. My next step was to create a new schematic just of the Channel nets, components. Then place the parts and route the signals. This file will be called Design_Reuse.MAX. I have stripped off the existing Channels 1 and 2 of my existing layout and saved it under the name Board-CH12.MAX. I would like to read in the new netlist into the complete board file (Board-CH12.MAX) and then bring in the Design_Reuse.MAX and place it twice at the far right edge with Channel 1 on top, with Channel 2 underneath. When I use the Auto - Design Resuse tab in Layout and browse for SOURCE MAX FILE, (enter Design_Resuse.MAX and click OK), I receive the message "The design has no reuseable elements" and nothing comes in. When I view the entire board I do notice all parts of Channel 1 and 2 are there basically with Channel 2 directly on top of Channel1. There is no routing and this is not the placement of parts that i have created in the Channel ax file Design_Resuse.MAX.
Could anyone give me some insight of how to handle the task of having 2 identical channels placed onto an existing board. I would appreciate any help, through this forum or even a phone call. I can be reached at 216-271-6000 x333 from 8:30am - 5:00pm EST.
You will need to take a look at the chapter on Design REeuse in the Layout Users Guide, lay_ug.pdf in the doc\lay_ug directory of teh installation.
It sounds like you are looking to do what is called "external reuse", you could do "internal reuse", it sounds like the design needs to be annotated for Layout Reuse through Tools>Annotate but you probably want to work through the documentation before getting to handy with re-annotating the design.