Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

Corporate
• 1 min read
news story , Verification IP , featured

Corporate News

Fortune & Great Place To Work Name Cadence to 2025 World’s Best Workplaces List

Great Place To Work® and Fortune magazine have honored Cadence as one of the Fortune…

Corporate
• 2 min read
news story , Culture , featured

Corporate News

Spectre FX Simulator Cuts Intrinsic Semi’s Memory Verification Time by 4X

Intrinsic Semiconductor Technologies, a company transforming the semiconductor industry…

Corporate
• 2 min read
newstory , featured , spectre fx , Instrinsic Semi , verification

Corporate News

Cadence Welcomes ChipStack

ChipStack, a leading startup providing agentic AI solutions for chip verification…

Corporate
• 1 min read
featured , agentic ai , Xcelium Logic Simulator , AI-Driven Verification
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Analog/Custom Design

Green, Red, and Blue Lights in the Layout Design — What Do They Indicate?

As you know, even after generating the layout from the source, there can still be…

• 4 min read
visual bind , unbind , Cadence blogs , Virtuoso Studio , custom/analog , cadence , analog , Layout EXL , bind , Layout Suite , training bytes , Layout , Virtuoso , swap , analog design , Custom IC Design , bind color map , online training , Virtuoso Layout Suite EXL , Virtuoso Layout Suite , Binder , Custom IC , binding

Verification

ONFI 5.2: What’s new in Open NAND Flash Interface's latest 5.2 standard

Non-volatile memories like Nand Flash are key components of most modern system-on…

• 3 min read
Verification IP , non-volatile memory , flash , ONFT5.2 Vs ONFI5.1 , ONFI , VIP , memory models , ONFI5.2 , NAND , sca

Life at Cadence

Building Bridges Through Education and Innovation

Corporate Blog Building Bridges Through Education and Innovation This fall, a group…

• 2 min read
Cadence Cares , giving back , Employee Volunteerism

Cloud

A New Era of Cadence Managed Cloud Service

The Future of Secure, Scalable EDA in the Cloud As the semiconductor industry accelerates…

• 2 min read
Managed Cloud , OnCloud Marketplace , EDA , cadence cloud , cloud eda

Corporate News

2.5D vs 3D-IC: Architecture Tradeoffs, and a Practical Selection

As traditional scaling slows and multi-die integration becomes the new engine of…

• 5 min read
architecture , 3D-IC , advanced packaging , vertical stacking , 3D-IC Technology , 2.5D

Computational Fluid Dynamics

Reduce Noise and Improve Fan Performance with Serrated Edges

Understanding Noise Reduction in Industrial Fans Industrial fans are widely utilized…

• 4 min read
CFD , fan performance , turbomachinery , serrated edges , Industrial Fans , simulation software

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

• 1 min read
news story , Verification IP , featured

カスタムIC／ミックスシグナル

Virtuoso Studio: 快適な作業環境 - 新しいディスプレイテーマや可読性の向上

これは、Virtuoso Studio IC 25.1のリフレッシュに関する5部構成のブログシリーズの第2弾です。IC設計における日々の作業をより快適で目に優しいものにするため…

• 1 min read
Cadence blogs , Virtuoso Studio , japanese blog , Custom IC Design

The India Circuit

Story of Suraj Gaur - Cadence Scholarship Program

In the bustling lanes of Faridabad, just beyond Delhi’s metroscape, Suraj Gaur quietly…

• 1 min read
CadenceCares , CadenceScholarshipProgram , cadence , Cadence India

Verification

Powering Up Efficiency: A Deep Dive into CXL L0p and its Verification

Compute Express Link (CXL) is revolutionizing data center architecture, with power…

• 3 min read
CXL , performance , Verification IP , Functional Verification , coherent , l0p

Digital Design

From FOMO to PPA: Catch Up on Low-Power Design with Genus Synthesis Solution!

Did you miss the “ Introduction to Low-Power Optimization with Genus Synthesis Solution…

• 3 min read
low-power technique , webinar , optimization , training bytes , Genus Synthesis Solution , online training , Training Webinar

Computational Fluid Dynamics

Making Every RPM Count with Fidelity CFD

As the need for miniaturization, efficiency, and accelerated design processes intensifies…

• 4 min read
CFD , Fidelity Autogrid , Fidelity Optimization , turbomachinery , ENTECHMACH

Corporate News

3D-IC Design Tools: Cadence Workflows for Planning, Assembly, and Analysis

3D-IC design tools are becoming increasingly essential as the industry transitions…

• 6 min read
celsius , Virtuoso Studio , Tempus , Integrity 3D-IC Platform , 3D-IC , Voltus , Sigrity , Innovus Implementation , Allegro , clarity

Analog/Custom Design

Virtuoso Studio: Viewing Designs Clearly - Understanding LPP Transparency

Virtuoso Studio introduces LPP Transparency—a feature that gives you clearer visibility…

• 3 min read
Cadence blogs , Virtuoso Studio , Custom IC Design , Custom IC

Corporate News

Cadence, NVIDIA, and Solar Turbines Collaborate on AI Physics

Accelerated computing and advanced simulation technologies are changing the game…

• 4 min read
CFD , LLM , ai physics , model , simulation

Corporate News

What Is 3D-IC Technology? Fundamentals, Architecture, and Design Concepts

As process nodes continue to advance into the sub-micron era, the limitations of…

• 4 min read
Integrity 3D-IC Platform , chiplet , 3D-IC , advanced packaging , vertical stacking , 3D-IC Technology

Cadence Japan

ケイデンス、ChipStack社を迎えAI駆動型のチップ設計・検証を加速

ケイデンスはChipStack社を迎えることで、エージェント型AIソリューションを強化します。生成AI駆動型プラットフォームとXcelium、Jasperの統合により…

• less than a min read
agentic ai , Xcelium Logic Simulator , AI-Driven Verification , japanese blog

Corporate News

Jasper User Group 2025: A Recap of Innovations and Insights

The Jasper User Group 2025, the annual must-attend event for the formal community…

• 3 min read
Jasper User Group , Jasper Formal Verification Platform , GenAI , verification

Verification

Demystifying CXL Memory Interleaving and HDM Decoder Configuration

Memory interleaving is a technique that distributes memory addresses across multiple…

• 5 min read
CXL , Verification IP , VIP , PCIe
CDNS - Fix Layout Hompage