i am trying to verify some SystemVerilogAssertions of a SV implementated communication network with incisif formal verifier, but the verification process takes a very long time and the computer crashes after 20 hours. The assertions test the whole network of sending and receiving. So is it possible to reduce the duration with some special commands (i use auto_dist as engine) or is the complexity an almost unsolveable problem?
Complexity can often be addressed with methodology and tool capabilities. But this is a large topic that will be difficult to discuss using this forum. I can suggest a couple of things
1) view an older post in which document was posted on how to improve performance
2) discuss with your local AE