I am having the following issue and I am not been able to figure out the root cause for this issue.
I am having a mixed design in which some portion of the design is RTL and some portion of the design is Netlist.
I have done synthesis of this design and generated a lec friendly netlist(write_hdl -lec)
I have done Lec b/w the lec-friendly netlist and the mixed design in both flat and hierarchical ways.
The hierarchical comparision passed and the flat comparision is showing mismatches related to chipware components.
Any idea on why this is happening?
Is it required to do both flat and hierarchical comparision in this case?
Awaiting for a sooner reply.
Thank you all