Topics
Replies
Views
Last Post
Logic Design Forum Posting Guidelines
started by on 6 Feb 2014 8:02 AM
1
25680
By
3 Apr 2015 10:57 PM
2
41388
By
18 Jul 2018 3:29 AM
port array synthesis
started by on 16 Jul 2018 6:19 AM
0
75
By
16 Jul 2018 6:19 AM
Genus UI - How to set attribute?
started by on 8 Jul 2018 5:28 PM
0
114
By
8 Jul 2018 5:28 PM
Genus : Auto_ungroup breaks functionality
started by on 26 May 2018 7:52 AM
0
105
By
26 May 2018 7:52 AM
Problems with simulating counter chips
started by on 11 May 2018 11:08 AM
0
581
By
11 May 2018 11:08 AM
Genus Synthesis - Cost Groups
started by on 21 Mar 2018 11:50 AM
0
2902
By
21 Mar 2018 11:50 AM
Delay in Or cad pspice
started by on 19 Dec 2017 9:28 PM
2
12628
By
21 Jan 2018 11:01 PM
Hierarchical design component used report
started by on 5 Jan 2018 1:24 AM
0
5438
By
5 Jan 2018 1:24 AM
Super threading error inside RTL Compiler
started by on 12 Dec 2017 5:16 PM
0
6365
By
12 Dec 2017 5:16 PM
Timing analysis in RTL Compiler
started by on 20 Nov 2017 3:53 PM
2
22212
By
2 Dec 2017 2:16 PM
0
7468
By
30 Nov 2017 7:50 PM
UPF to CPF conversion
started by on 24 Jul 2009 2:35 AM
15
217643
By
17 Nov 2017 1:24 PM
4
72616
By
27 Sep 2017 9:45 AM

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.