Home
:
Community
:
Forums
:
Logic Design
Logic Design Forums
Nextweb Forums Categories
All Forums
Custom IC Design
Custom IC SKILL
Digital Implementation
Functional Verification
Functional Verification Shared Code
Hardware/Software Co-Development, Verification and Integration
High-Level Synthesis
IC Packaging and SiP Design
Logic Design
Mixed-Signal Design
PCB Design
PCB SKILL
PCell Designer
RAVEL DRC Programming for IC Packaging and PCB
RF Design
Verification IP
Site - Banner
Community Search
New
All recent discussions
Unread discussions
Discussions you've participated in
Discussions you've started
Unanswered discussions
Answered discussions
By title
By last post date
By topic date
By reply count
By view count
Descending
Ascending
Topics
Replies
Views
Last Post
Logic Design Forum Posting Guidelines
started by
tstark
on 6 Feb 2014 8:02 AM
1
38185
By
Ahmad Raza
3 Apr 2015 10:57 PM
Force cell equivalence between same-footprint and same-functionality hard-macros in Conformal LEC
started by
Luca Pacher
on 14 Nov 2019 11:13 AM
1
4048
By
AndreasWiener
12 Feb 2021 12:26 AM
Genus advices on how to handle power and analog signals
started by
abettati
on 1 Feb 2021 2:19 AM
0
631
By
abettati
1 Feb 2021 2:19 AM
Error in Cadence RTL Compiler when estimating Power using VCD
started by
RileyDylan
on 18 Jan 2021 11:52 PM
0
878
By
RileyDylan
18 Jan 2021 11:52 PM
High Level Synthesis
started by
leniejame48
on 11 Jan 2021 4:38 AM
0
1010
By
leniejame48
11 Jan 2021 4:38 AM
how to debug the misbehaving scheduling of sequential logic
started by
ChrisKAustin
on 9 Jan 2021 4:08 PM
0
984
By
ChrisKAustin
9 Jan 2021 4:08 PM
Tool for generating 'documentation friendly' schematics from RTL
started by
gretzteam
on 24 Sep 2020 7:53 AM
0
1365
By
gretzteam
24 Sep 2020 7:53 AM
Conformal LEC error
started by
Varun M J
on 8 Aug 2020 11:51 PM
0
2342
By
Varun M J
8 Aug 2020 11:51 PM
Check Constraints Problem
started by
Dimitris Ant
on 17 Jul 2020 5:53 AM
0
2979
By
Dimitris Ant
17 Jul 2020 5:53 AM
The CCD tools errors out when trying to set attributes "Unknown Command set_attribute"
started by
Kapil Nagdive
on 8 Jul 2020 2:08 AM
0
1697
By
Kapil Nagdive
8 Jul 2020 2:08 AM
Specifying VT Ratio in Joules
started by
badeni
on 5 Jun 2020 10:44 AM
0
3999
By
badeni
5 Jun 2020 10:44 AM
Slow performance with SimVision GUI
started by
imcostanzo
on 19 May 2020 8:07 PM
0
4125
By
imcostanzo
19 May 2020 8:07 PM
Adding clock to CDC tool which is not a primary input but internal to design.
started by
vaizguy
on 11 Aug 2011 8:24 PM
2
37818
By
peterkn
30 Apr 2020 8:42 AM
Allegro System Architect 17.2 Project Settings not Opening
started by
akmo25
on 8 Apr 2020 12:02 AM
0
4309
By
akmo25
8 Apr 2020 12:02 AM
About SDC file
started by
LiGer
on 27 Feb 2020 5:58 AM
0
3866
By
LiGer
27 Feb 2020 5:58 AM
>
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full
Community Guidelines
.