Stats

Locked Locked
Replies 0
Subscribers 62
Views 1288
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Clock as Data Constraints

Hi,

I have several logic constructs where one clock samples another clock, such as phase detector, where the D pin of the flop is a clock.

When running "report_timing -lint", genus is reporting "Sequential data pins driven by a clock signal".

How do I set up the constraints to handle this?

Thanks!

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.