Forums

|

Subscribe for email delivery of all Cadence forum topics here

Nextweb Forums Categories
Site - Banner

Cadence Technology Forums

Forum Name
Topics
Replies
Last Post
Custom IC Design
Moderator: Andrew Beckett.
5944
18358
imporing TI spice mode(.lib) to virtuoso
By
3/31/2020 12:53:51 PM
Custom IC SKILL
Moderator: Andrew Beckett.
4324
15000
Title of tearoff menu
By
3/31/2020 4:03:33 PM
Digital Implementation
Design Planning, Place-and-Route, Low Power Implementation, Signoff
Moderator: Bob, Kari, Vince Pham
2166
4182
In power pins unconnected
By
3/31/2020 2:59:11 AM
Functional Verification
Moderators: Adam Sherer, Steve Hobbs
1607
3414
XmVlog - *F,DIRDEC error
By
3/29/2020 7:40:48 PM
Functional Verification Shared Code
Upload your code here. Please give a brief summary of how to use it.
59
115
Creating cover items for sparse values/queue or define in specman
By
7/15/2019 8:51:51 AM
Hardware/Software Co-Development, Verification and Integration
Moderator: Frank Schirrmeister
291
313
Arduino: how to save the dynamic memory?
By
11/5/2019 11:25:31 PM
High-Level Synthesis
Moderator: Dave Pursley
27
59
Using Cadence Genus withou any libraries
By
4/1/2020 1:33:58 AM
IC Packaging and SiP Design
Packaging solutions can make or break the cost budget. What design issues are you facing today?
156
234
How to check a cluster of same net vias spacing, with have no shape or cline covered
By
2/13/2020 8:12:15 PM
Logic Design
Synthesis, Equivalence Checking, Low Power Validation, Test
Moderator: Diego Hammerschlag, Vince Pham, Lisa
632
1096
About SDC file
By
2/27/2020 5:58:58 AM
Mixed-Signal Design
This Forum is in place to cover and discuss cross functional topics you may encounter designing and layout a Mixed-Signal Design.
Moderator: Andrew Beckett
441
1044
altergroup
By
3/31/2020 10:10:41 PM
PCB Design
From schematic to autorouting what are your challenges in producing high-speed designs?
8651
23321
island question
By
4/1/2020 1:14:43 AM
PCB SKILL
Upload your SKILL files here. Give a brief summary of how to best use the SKILL code.
1544
4862
SKILL script for Subclasses and Artworks
By
3/31/2020 10:25:18 AM
PCell Designer
Questions about development of PCells, Module PCells and App Cells using the Cadence PCell Designer product as well as a place to share examples.
Moderator: Andrew Beckett
5
27
Facing issue in seeing the changes made in deployed Pcell.
By
3/9/2020 4:41:38 AM
RAVEL DRC Programming for IC Packaging and PCB
Everything related to ICP & PCB DRC rule programming in the RAVEL language. Topics concerning the RAVEL engine and compiler as well as RAVEL flows and integration are also appropriate.
Moderator: Bjoern Lindberg
17
41
fiducial holes creation
By
12/17/2018 12:39:52 AM
RF Design
Moderator: Andrew Beckett.
837
2687
Kf parameter testing in spectre under non standart conditions
By
3/31/2020 12:51:51 PM
Verification IP
17
3
I have a question about UVM_INFO in my output log file
By
1/29/2020 5:49:48 AM

General Topics

Forum Name
Topics
Replies
Last Post
Announcements
News, FAQs, and related info about how to best use the community.
Moderators: Community Operations
83
7
International Journal of Embedded Systems and Applications (IJESA)
By
11/11/2019 7:50:22 AM
Feedback, Suggestions, and Questions
Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.
Moderator: Community Operations
350
447
Images in online support not shown
By
3/5/2020 10:45:43 AM

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.