Home
:
Community
:
Forums
:
High-Level Synthesis
High-Level Synthesis Forums
Nextweb Forums Categories
All Forums
Custom IC Design
Custom IC SKILL
Digital Implementation
Functional Verification
Functional Verification Shared Code
Hardware/Software Co-Development, Verification and Integration
High-Level Synthesis
IC Packaging and SiP Design
Logic Design
Mixed-Signal Design
PCB Design
PCB SKILL
PCell Designer
RAVEL DRC Programming for IC Packaging and PCB
RF Design
Verification IP
Site - Banner
Community Search
New
All recent discussions
Unread discussions
Discussions you've participated in
Discussions you've started
Unanswered discussions
Answered discussions
By title
By last post date
By topic date
By reply count
By view count
Descending
Ascending
Topics
Replies
Views
Last Post
Unable to map design without a suitable latch. [MAP-3] [synthesize]
started by
20050710212
on 25 Apr 2013 6:46 AM
28
195852
By
Go Dinh
12 Nov 2019 8:43 PM
High level synthesis
started by
techbud
on 12 Sep 2019 4:49 AM
0
511
By
techbud
12 Sep 2019 4:49 AM
Synthesis Area plus power estimate concatenation
started by
GioFz
on 7 Feb 2018 9:59 AM
11
48341
By
wickjohn
23 Aug 2019 6:07 AM
Synthesize net to flip-flop cell with differential output.
started by
RemyP
on 22 Jun 2019 3:47 PM
0
1615
By
RemyP
22 Jun 2019 3:47 PM
Stratus PnR Configs
started by
kvasa
on 20 May 2019 5:14 AM
0
1439
By
kvasa
20 May 2019 5:14 AM
Domino Logic Synthesis using Genus
started by
Schriek
on 22 Jan 2018 8:35 AM
1
9561
By
Ayande
9 Mar 2019 8:36 AM
Genus - Segmentation Fault
started by
nokta
on 3 Oct 2018 3:38 AM
0
1792
By
nokta
3 Oct 2018 3:38 AM
set_multicycle_path using clock enable signals
started by
Hildebrandt
on 12 Jun 2018 2:46 AM
0
6664
By
Hildebrandt
12 Jun 2018 2:46 AM
(Cadence Genus Synthesis) How to use more than one library file for synthesis?
started by
Raveen Kumar
on 13 Apr 2018 5:29 AM
0
7806
By
Raveen Kumar
13 Apr 2018 5:29 AM
systemC motion detector
started by
yosri
on 28 Apr 2017 12:05 AM
1
27265
By
dpursley
26 Oct 2017 7:00 AM
ERROR (CTOS-13110): Internal error
started by
Ahmad Obeid
on 27 Oct 2014 4:04 AM
1
86310
By
hamze60
2 Aug 2017 4:52 AM
inserting scan chain - DFT
started by
subashrajam
on 22 May 2017 11:31 PM
0
16392
By
subashrajam
22 May 2017 11:31 PM
Welcome to High Level Synthesis Forum
started by
rradhakr
on 17 Jul 2012 11:56 AM
1
84540
By
yosri
28 Apr 2017 12:34 AM
Does RTL compiler support Tempus commands
started by
MickeySingh
on 14 Apr 2017 3:25 PM
0
18167
By
MickeySingh
14 Apr 2017 3:25 PM
create_clock constraint for Tempus
started by
MickeySingh
on 14 Nov 2016 1:53 PM
0
23412
By
MickeySingh
14 Nov 2016 1:53 PM
>
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full
Community Guidelines
.