Home
:
Community
:
Forums
:
Verification IP
Verification IP Forums
Nextweb Forums Categories
All Forums
Custom IC Design
Custom IC SKILL
Digital Implementation
Functional Verification
Functional Verification Shared Code
Hardware/Software Co-Development, Verification and Integration
High-Level Synthesis
IC Packaging and SiP Design
Logic Design
Mixed-Signal Design
PCB Design
PCB SKILL
PCell Designer
RAVEL DRC Programming for IC Packaging and PCB
RF Design
Verification IP
Site - Banner
Community Search
New
All recent discussions
Unread discussions
Discussions you've participated in
Discussions you've started
Unanswered discussions
Answered discussions
By title
By last post date
By topic date
By reply count
By view count
Descending
Ascending
Topics
Replies
Views
Last Post
xmvhdl_p: *F,DLUNNE: Can't find STANDARD at /tools/cadence/installs/XCELIUM1803/tools/inca/files/STD. error while compiling a VHD file
started by
Sarath Krishnan
on 9 Apr 2020 7:23 AM
1
227
By
StephenH
5 Jun 2020 1:51 AM
can we get CHI UVC with 4 RN's
started by
swathiv
on 14 May 2020 4:50 AM
0
124
By
swathiv
14 May 2020 4:50 AM
Improved ACE/AXI backdoor access
started by
RamkumarV
on 9 Jan 2019 11:40 AM
1
676
By
mocktail
9 May 2020 10:36 AM
Can we configure Chi UVC as CMN
started by
swathiv
on 4 May 2020 12:09 AM
0
829
By
swathiv
4 May 2020 12:09 AM
How to Control the byte enable for Non-snoopable transaction in CHI UVC
started by
swathiv
on 3 May 2020 11:53 PM
0
599
By
swathiv
3 May 2020 11:53 PM
I have a question about UVM_INFO in my output log file
started by
kkurenkov
on 27 Jan 2020 6:40 AM
1
2085
By
kkurenkov
29 Jan 2020 5:49 AM
[JASPERGOLD] schemativ_viewer
started by
jersu
on 12 Dec 2019 7:07 AM
0
2287
By
jersu
12 Dec 2019 7:07 AM
Send SetAddress from VIP Host to VIP device via usb 2.0 4-port hub (du
started by
gulyaev
on 8 Oct 2019 3:54 AM
1
2692
By
gulyaev
8 Oct 2019 4:42 AM
[ACE_AXI VIP] The different between Passive Master and Passive Slave.
started by
phuoctruong
on 20 Aug 2019 3:55 AM
0
2823
By
phuoctruong
20 Aug 2019 3:55 AM
Direct driving DP/DM signals from sequence in USB VIP CAT
started by
gulyaev
on 1 Jul 2019 1:20 AM
0
892
By
gulyaev
1 Jul 2019 1:20 AM
How to deploy AMBA c-core VIPs?
started by
RamkumarV
on 23 Jan 2019 1:21 PM
0
4601
By
RamkumarV
23 Jan 2019 1:21 PM
Verification IP (VIP) Training Video
started by
RamkumarV
on 15 Jan 2019 2:11 PM
0
4696
By
RamkumarV
15 Jan 2019 2:11 PM
How to get started with Cadence Verification IP (VIP)?
started by
RamkumarV
on 11 Jan 2019 11:40 AM
0
4383
By
RamkumarV
11 Jan 2019 11:40 AM
How to judge a VIP is a good VIP?
started by
Mediatek
on 4 Jan 2018 5:58 PM
1
8270
By
RamkumarV
10 Jan 2019 11:13 AM
How to access Verification IP documents?
started by
RamkumarV
on 9 Jan 2019 11:58 AM
0
4464
By
RamkumarV
9 Jan 2019 11:58 AM
>
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full
Community Guidelines
.