Home
:
Community
:
Forums
:
Verification IP
Verification IP Forums
Nextweb Forums Categories
All Forums
Custom IC Design
Custom IC SKILL
Digital Implementation
Functional Verification
Functional Verification Shared Code
Hardware/Software Co-Development, Verification and Integration
High-Level Synthesis
IC Packaging and SiP Design
Logic Design
Mixed-Signal Design
PCB Design
PCB SKILL
RAVEL DRC Programming for IC Packaging and PCB
RF Design
Verification IP
Site - Banner
Community Search
New
All recent discussions
Unread discussions
Discussions you've participated in
Discussions you've started
Unanswered discussions
Answered discussions
By title
By last post date
By topic date
By reply count
By view count
Descending
Ascending
Topics
Replies
Views
Last Post
NC Verilog issue
started by
PRVN
on 18 Sep 2018 11:55 PM
0
120
By
PRVN
18 Sep 2018 11:55 PM
How to judge a VIP is a good VIP?
started by
Mediatek
on 4 Jan 2018 5:58 PM
0
3347
By
Mediatek
4 Jan 2018 5:58 PM
Charge pump and PFD simulation
started by
arashbarghi20
on 20 Jun 2016 11:28 PM
0
3553
By
arashbarghi20
20 Jun 2016 11:28 PM
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full
Community Guidelines
.