• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,710 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Suggested Answer

    Constraint Region

    Category: Allegro X PCB Editor

    By PCB6453

    •

    updated 2 days ago by techiecs

    1 replies • 187 views
  • Not Answered

    Displaying page number for Multiple Levels hierarchical blocks in Allegro X System Capture

    Category: Allegro X System Capture (EE Cockpit)

    By MZ20250602835

    •

    updated 2 days ago by MZ20250602835

    3 replies • 283 views
  • Suggested Answer

    How to use Allegro Skill language to check if the height of bottom components are more than 4mm and highlight them

    Category: Allegro X Scripting - Skill

    By BZ202408076026

    •

    updated 2 days ago by SOT23

    6 replies • 607 views
  • Discussion

    Issue with Missing Layout in TSMC 65nm PDK

    Category: Custom IC Design

    By DY202601279011

    •

    updated 2 days ago by DY202601279011

    4 replies • 1005 views
  • Answered

    Net Logic

    Category: Allegro X PCB Editor

    By Wildwpe

    •

    updated 2 days ago by Hoangkhoipcb

    14 replies • 2485 views
  • Not Answered

    Schematic variant to replace an 0402 capacitor to an 0402 resistor

    Category: Allegro X Capture CIS

    By ThorV

    •

    updated 3 days ago by oldmouldy

    2 replies • 106 views
  • Discussion

    Question about dynamic path behaviour, wimilar to DRD.

    Category: Custom IC SKILL

    By p94todorov

    •

    updated 3 days ago by p94todorov

    2 replies • 481 views
  • Suggested Answer

    Installing True Type Text Fonts and adding stroke text in Orcad X 25.1

    Category: Allegro X PCB Editor

    By TomLinkECU

    •

    updated 3 days ago by Ulf K

    3 replies • 634 views
  • Discussion

    What is the best PCB Editor Command?

    Category: Allegro X PCB Editor

    By John T

    •

    updated 4 days ago by John T

    20 replies • 1504 views
  • Discussion

    Is it possible to create a register block that contain multiple register maps with reg_verifier?

    Category: Functional Verification

    By NH202509219257

    •

    started 4 days ago

    0 replies • 315 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information