• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 124 Points
    • 2
      excellon1
      excellon1 85 Points
    • 3
      steve
      steve 70 Points
    • 4
      HASAN2024
      HASAN2024 55 Points
    • 5
      SD20251126912
      SD20251126912 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,704 Points
    • 2
      oldmouldy
      oldmouldy 13,630 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    ADE Parameters : mapping DPAR <-> device parameter in ADE

    Category: Custom IC SKILL

    By kkdesbois

    •

    updated 1 hour ago by kkdesbois

    6 replies • 2412 views
  • Discussion

    viva env variable to control the trace name in the legend

    Category: Custom IC Design

    By kolep

    •

    updated 2 hours ago by Andrew Beckett

    3 replies • 89 views
  • Not Answered

    Sigrity Aurora Create Pin Pairs Greyed out

    Category: Sigrity

    By Don2009

    •

    updated 3 hours ago by Don2009

    6 replies • 488 views
  • Not Answered

    OrCAD Capture X 25.1 Professional Stuck on "Initializing MPS"

    Category: Allegro X Capture CIS

    By Ben Bina

    •

    updated 22 hours ago by Jeet

    9 replies • 916 views
  • Discussion

    Offset Parameters in Instance Array

    Category: Custom IC Design

    By AR202511272845

    •

    updated 2 days ago by Andrew Beckett

    1 replies • 119 views
  • Discussion

    Do you know how to allow specific nets inside a route keepout?

    Category: Allegro X PCB Editor

    By John T

    •

    updated 3 days ago by excellon1

    1 replies • 197 views
  • Discussion

    How can I turn off the highlight of the object I selected? In the layout editor *V25.1

    Category: Custom IC Design

    By CJ202409033739

    •

    updated 3 days ago by CJ202409033739

    3 replies • 258 views
  • Discussion

    Stream out/LVS Error occurs with PCELL which is made by Skill Script and CDF Parameters

    Category: Custom IC Design

    By KO20251123107

    •

    updated 3 days ago by KO20251123107

    2 replies • 296 views
  • Answered

    How to install Allegro Free Physical Viewer 16.6?

    Category: Allegro X PCB Editor

    By JP202506309652

    •

    updated 3 days ago by HirokiJEM

    7 replies • 2269 views
  • Not Answered

    LiveDoc Document randomly disappear when switch license

    Category: OrCAD X Presto PCB

    By Kevcsc

    •

    updated 3 days ago by Kevcsc

    2 replies • 124 views
>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information