Home
  • Products
  • Solutions
  • Support
  • Company

This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Products
  • Solutions
  • Support
  • Company
×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Hoangkhoipcb
      Hoangkhoipcb 145 Points
    • 2
      andakConsultingLtd
      andakConsultingLtd 120 Points
    • 3
      excellon1
      excellon1 90 Points
    • 4
      eDave
      eDave 85 Points
    • 4
      DavidJHutchins
      DavidJHutchins 85 Points
  • Leaderboard

    • 1
      steve
      steve 17,404 Points
    • 2
      oldmouldy
      oldmouldy 13,380 Points
    • 3
      eDave
      eDave 9,896 Points
    • 4
      ShawnLogan
      ShawnLogan 9,650 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Synthesizing Specific Gates in Cadence Genus

    Category: Digital Implementation

    By SR202412023415 SR202412023415

    •

    started 1 hour ago

    0 replies • 22 views
  • Suggested Answer

    Converting .MAX file to .BRD File issue

    Category: Allegro X PCB Editor

    By greekwonder greekwonder

    •

    updated 7 hours ago by DavidAhl

    9 replies • 7063 views
  • Discussion

    Problem with Liberate and Verilog-A Model

    Category: Custom IC Design

    By FM202408077836 FM202408077836

    •

    updated 8 hours ago by Guangjun Cao

    1 replies • 63 views
  • Not Answered

    PDN Impedance Simulation

    Category: Sigrity

    By HirosakiOnda HirosakiOnda

    •

    updated 8 hours ago by OscPn

    2 replies • 143 views
  • Not Answered

    Is there a way to set up "selection filter" defaults for when we choose the "MOVE" mode?

    Category: OrCAD X Presto PCB

    By DG202504226528 DG202504226528

    •

    updated 9 hours ago by mahimag

    1 replies • 92 views
  • Not Answered

    Stacked Vias and the Importance of Limiting to Two Laminations for Reliable PCB Production

    Category: Allegro X PCB Editor

    By AP20250526155 AP20250526155

    •

    updated 9 hours ago by mahimag

    1 replies • 60 views
  • Not Answered

    Boxes on Power Nets

    Category: OrCAD X Presto PCB

    By anowack anowack

    •

    updated 9 hours ago by mahimag

    1 replies • 141 views
  • Not Answered

    I want to generate the Pin Pair for the netclass using one net

    Category: Allegro X Scripting - Skill

    By RagavanT RagavanT

    •

    started 10 hours ago

    0 replies • 30 views
  • Discussion

    How to copy a cline or routed trace created in APD+ into Allegro PCB Editor

    Category: Allegro X APD

    By SaiPavanl SaiPavanl

    •

    started 13 hours ago

    0 replies • 37 views
  • Not Answered

    Export from SysCap to layout

    Category: Allegro X System Capture (EE Cockpit)

    By LL202506165637 LL202506165637

    •

    started 13 hours ago

    0 replies • 30 views
>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information