Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Forums Digital Implementation
CDNS - double leaderboard script

Digital Implementation

Latest Posts

  • Create a new Post
  • Discussion

    Guidelines for the Digital Implementation Forum

    Category: Digital Implementation

    By Dimo M Dimo M

    •

    started over 1 year ago

    0 replies • 6209 views
  • Discussion

    Segmentation Fault (core dumped) when invoking INNOVUS211

    Category: Digital Implementation

    By ucemqfa ucemqfa

    •

    updated 19 days ago by ucemqfa

    2 replies • 275 views
  • Discussion

    Voltus Rail Analysis Fail: No Current Source

    Category: Digital Implementation

    By TONG995 TONG995

    •

    started 20 days ago

    0 replies • 181 views
  • Discussion

    Genus standard cells to module

    Category: Digital Implementation

    By JWMP JWMP

    •

    updated 20 days ago by DimoM

    1 replies • 258 views
  • Discussion

    Innovus Error in Multi-thread Placement

    Category: Digital Implementation

    By rotic rotic

    •

    updated 23 days ago by DimoM

    2 replies • 323 views
  • Discussion

    Top-Level PnR in Innovus: Routing Power to Blocks

    Category: Digital Implementation

    By sbfisher sbfisher

    •

    updated 26 days ago by sbfisher

    2 replies • 344 views
  • Discussion

    Cannot load in netlists in Innovus: syntax error?

    Category: Digital Implementation

    By Zackery Zackery

    •

    updated 1 month ago by Zackery

    2 replies • 559 views
  • Discussion

    Questions about a constraint in the SDC

    Category: Digital Implementation

    By Goddard Goddard

    •

    updated 1 month ago by Goddard

    4 replies • 613 views
  • Discussion

    Doing synthesis with a composed cell in netlist [GENUS][Verilog]

    Category: Digital Implementation

    By Johanny Saenz Johanny Saenz

    •

    updated 1 month ago by DimoM

    5 replies • 486 views
  • Discussion

    How can I push an instance down one level in the design hierarchy

    Category: Digital Implementation

    By aaronginn aaronginn

    •

    updated 1 month ago by aaronginn

    3 replies • 770 views
  • Discussion

    Voltus 20 getting stuck during DEF import

    Category: Digital Implementation

    By Dracarris Dracarris

    •

    updated 2 months ago by DimoM

    1 replies • 746 views
  • Discussion

    Digital VLSI Power Grid Parasitic Extraction (SPEF/DSPF)

    Category: Digital Implementation

    By Tao247200 Tao247200

    •

    updated 2 months ago by Dracarris

    1 replies • 443 views
  • Discussion

    PG nets are not routed with sroute

    Category: Digital Implementation

    By HarryDD HarryDD

    •

    updated 2 months ago by HarryDD

    3 replies • 889 views
  • Discussion

    how to via on SC pin with diffrient Net name

    Category: Digital Implementation

    By ArcherGong ArcherGong

    •

    updated 2 months ago by DimoM

    1 replies • 850 views
  • Discussion

    How to grap modules' name

    Category: Digital Implementation

    By Goddard Goddard

    •

    updated 2 months ago by Goddard

    4 replies • 528 views
>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information