Home
:
Community
:
Forums
:
Digital Implementation
Digital Implementation Forums
Nextweb Forums Categories
All Forums
Custom IC Design
Custom IC SKILL
Digital Implementation
Functional Verification
Functional Verification Shared Code
Hardware/Software Co-Development, Verification and Integration
High-Level Synthesis
IC Packaging and SiP Design
Logic Design
Mixed-Signal Design
PCB Design
PCB SKILL
PCell Designer
RAVEL DRC Programming for IC Packaging and PCB
RF Design
Verification IP
Site - Banner
Community Search
New
All recent discussions
Unread discussions
Discussions you've participated in
Discussions you've started
Unanswered discussions
Answered discussions
By title
By last post date
By topic date
By reply count
By view count
Descending
Ascending
Topics
Replies
Views
Last Post
Overriding the max_transition parameter from .lib file in Innovus
started by
anurans
on 5 Jul 2020 3:37 AM
1
127
By
anurans
6 Jul 2020 4:04 AM
Import design innovus
started by
Luisonidas
on 2 Jul 2020 2:10 AM
0
271
By
Luisonidas
2 Jul 2020 2:10 AM
AoT Virtuoso Digital Implementation License Error
started by
Dimitris Ant
on 30 Jun 2020 4:59 AM
0
175
By
Dimitris Ant
30 Jun 2020 4:59 AM
Innovus DefIn and ecoDefIn handling of metal shapes differently.
started by
RTP MikeM
on 11 Jun 2020 8:05 AM
2
1306
By
willmarr
28 Jun 2020 10:22 PM
Early Rail Analysis and Rail analysis
started by
atwork
on 1 Jul 2009 10:14 AM
2
21285
By
Srinath VLSI
25 Jun 2020 1:09 PM
Fixing Process Antenna Violations using Nanoroute
started by
Utkarsh03
on 27 May 2020 10:47 AM
2
1748
By
Utkarsh03
25 Jun 2020 6:46 AM
CCOpt Insertion Delay
started by
newuser2
on 22 Jun 2020 4:57 AM
0
743
By
newuser2
22 Jun 2020 4:57 AM
DEVICE MODEL INTERFACE
started by
RobertoRusso23
on 20 Jun 2020 6:37 AM
0
782
By
RobertoRusso23
20 Jun 2020 6:37 AM
Max_tran violation not resolved in INNOVUS
started by
Andrea Spiezia
on 19 Jun 2020 12:19 AM
0
883
By
Andrea Spiezia
19 Jun 2020 12:19 AM
using globalNetConnect to define a signal as a power source to part of a design
started by
docdrew
on 12 Jun 2020 11:49 AM
0
1149
By
docdrew
12 Jun 2020 11:49 AM
Power port connection
started by
Greatrebel
on 7 Apr 2010 7:37 PM
9
64124
By
docdrew
12 Jun 2020 11:46 AM
Innovus Foundation Flow : DRC violation short with cellblockage
started by
Asamson
on 29 May 2020 8:55 AM
1
1645
By
RTP MikeM
11 Jun 2020 11:51 AM
Verilog Code to Custom IC Layout generation
started by
vinayelk
on 2 Mar 2020 1:35 PM
2
1819
By
vinayelk
11 Jun 2020 11:47 AM
Use separate power for handful of std cells and one macro
started by
docdrew
on 8 Jun 2020 11:12 AM
2
1408
By
docdrew
10 Jun 2020 3:30 PM
Cadence Voltus - multiple power pins -setting name and voltages
started by
Varun M J
on 9 Jun 2020 4:48 AM
0
1115
By
Varun M J
9 Jun 2020 4:48 AM
>
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full
Community Guidelines
.