Home
:
Community
:
Forums
:
Digital Implementation
Digital Implementation Forums
Nextweb Forums Categories
All Forums
Custom IC Design
Custom IC SKILL
Design IP
Digital Implementation
Functional Verification
Functional Verification Shared Code
Hardware/Software Co-Development, Verification and Integration
High-Level Synthesis
IC Packaging and SiP Design
Logic Design
Mixed-Signal Design
PCB Design
PCB SKILL
RAVEL DRC Programming for IC Packaging and PCB
RF Design
Verification IP
Site - Banner
Community Search
New
All recent discussions
Unread discussions
Discussions you've participated in
Discussions you've started
Unanswered discussions
Answered discussions
By title
By last post date
By topic date
By reply count
By view count
Descending
Ascending
Topics
Replies
Views
Last Post
Script for adding extra wires in Encounter
started by
Mahmoud Dagher
on 18 Jun 2018 7:14 PM
0
84
By
Mahmoud Dagher
18 Jun 2018 7:14 PM
Balance Clock Tree Skew and levels of two different Block implementation in Encounter
started by
sachintaneja
on 17 Jun 2018 11:49 PM
0
84
By
sachintaneja
17 Jun 2018 11:49 PM
OrCad Capture 16.3: "No signals Present"
started by
AJ13
on 16 Jun 2018 3:06 AM
0
62
By
AJ13
16 Jun 2018 3:06 AM
Hierarchical Design using characterized blocks timing issues
started by
Dimitrios Stathis
on 13 Apr 2018 6:00 AM
3
2792
By
sachintaneja
15 Jun 2018 5:47 AM
Moving a module in Innovus
started by
Marinberg
on 12 Jun 2018 7:57 AM
0
134
By
Marinberg
12 Jun 2018 7:57 AM
Innovus: import hard-macros placement from open-access layout view with some design hierarchy
started by
Pacher Luca
on 5 Jun 2018 4:10 PM
0
178
By
Pacher Luca
5 Jun 2018 4:10 PM
Issues with nanoroute Soc Encounter
started by
BilalBenam
on 5 Jun 2018 4:23 AM
0
172
By
BilalBenam
5 Jun 2018 4:23 AM
Issues with Verify Connectivity on Soc Encounter
started by
BilalBenam
on 5 Jun 2018 1:10 AM
1
198
By
Andrew Beckett
5 Jun 2018 4:06 AM
Real Nets not Annotated
started by
Giuseppe LaPiana
on 31 May 2018 6:40 PM
0
241
By
Giuseppe LaPiana
31 May 2018 6:40 PM
how to have CLASS BUMP statement under the PORT statement in LEF ?
started by
Ha Pham
on 31 May 2018 2:55 PM
0
105
By
Ha Pham
31 May 2018 2:55 PM
Cadence Encounter
started by
Sowmith
on 4 May 2018 1:38 PM
2
511
By
Sowmith
15 May 2018 10:26 AM
How to save global routing output (ie. guide for Detailed Routing)?
started by
Stephano
on 11 May 2018 8:41 AM
0
174
By
Stephano
11 May 2018 8:41 AM
How to define sdc file description for internally generated clock ?
started by
KHAN HADI
on 6 May 2018 12:07 AM
0
211
By
KHAN HADI
6 May 2018 12:07 AM
Encounter's "common timing library"
started by
Matt bajor
on 17 Apr 2018 12:24 PM
2
2306
By
kash022
2 May 2018 1:11 AM
addStripe command for multiple power domains
started by
Kashif Nawaz
on 11 Apr 2018 2:39 PM
2
2845
By
kash022
2 May 2018 1:04 AM
>
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full
Community Guidelines
.