Home
:
Community
:
Forums
:
Digital Implementation
Digital Implementation Forums
Nextweb Forums Categories
All Forums
Custom IC Design
Custom IC SKILL
Digital Implementation
Functional Verification
Functional Verification Shared Code
Hardware/Software Co-Development, Verification and Integration
High-Level Synthesis
IC Packaging and SiP Design
Logic Design
Mixed-Signal Design
PCB Design
PCB SKILL
PCell Designer
RAVEL DRC Programming for IC Packaging and PCB
RF Design
Verification IP
Site - Banner
Community Search
New
All recent discussions
Unread discussions
Discussions you've participated in
Discussions you've started
Unanswered discussions
Answered discussions
By title
By last post date
By topic date
By reply count
By view count
Descending
Ascending
Topics
Replies
Views
Last Post
Guidelines for the Digital Implementation Forum
started by
Dimo M
on 1 Apr 2021 2:11 AM
0
518
By
Dimo M
1 Apr 2021 2:11 AM
Netclass and Netgroup in Innovus
started by
PBHarika
on 28 Apr 2021 10:48 PM
1
194
By
Dimo M
5 May 2021 7:40 AM
Direction of VDD/VSS (inout vs input)
started by
drdanmc
on 5 Aug 2020 10:24 AM
1
931
By
Dimo M
19 Apr 2021 1:21 AM
Innovus hold-time optimization in the presence of synchronizers
started by
DusanR
on 16 Apr 2021 6:02 AM
2
394
By
DusanR
18 Apr 2021 11:29 PM
Max_tran violation not resolved in INNOVUS
started by
Andrea Spiezia
on 19 Jun 2020 12:19 AM
1
3270
By
Dimo M
15 Apr 2021 6:04 AM
**WARN: (IMPESI-429): No RC available on net xxx in INNOVUS 19.13
started by
Andrea Spiezia
on 21 Aug 2020 2:48 AM
1
2159
By
Dimo M
14 Apr 2021 12:59 AM
checkRoute or VerifyConnectivity
started by
Vij Krish
on 15 Apr 2020 2:54 AM
2
5126
By
Dimo M
8 Apr 2021 4:20 AM
Interaction between Innovus and Virtuoso through OA database
started by
amuu
on 6 Apr 2020 7:32 AM
1
4657
By
Dimo M
8 Apr 2021 3:16 AM
How to close design in Innovus or remove design from Innovus (remains on disk)?
started by
rajinnv
on 18 May 2020 9:48 PM
1
4305
By
Dimo M
6 Apr 2021 4:04 AM
purpose of preCTS stage & latency/skew setting
started by
cyll
on 26 Dec 2020 12:43 PM
1
361
By
Dimo M
6 Apr 2021 2:50 AM
Add Power Ring above Core. Innovus
started by
LucaQ
on 17 Dec 2020 6:59 AM
1
1211
By
Dimo M
6 Apr 2021 1:39 AM
Restrict buffer use for a particular sub block while routing using INNOVUS
started by
RohithSivakumar
on 29 Mar 2021 8:10 AM
1
483
By
Dimo M
1 Apr 2021 7:38 AM
How to pass a string variable in the addRings command?
started by
vinayelk
on 3 Feb 2021 11:08 PM
1
869
By
Dimo M
1 Apr 2021 3:58 AM
Innovus tutorial
started by
layoutph
on 11 Jul 2019 2:26 AM
1
5620
By
Dimo M
1 Apr 2021 2:58 AM
Global net connections warning on export netlist with power pins for block implementation
started by
Kleber Stangherlin
on 3 Mar 2021 6:41 PM
1
739
By
Dimo M
1 Apr 2021 1:50 AM
>
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full
Community Guidelines
.