Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro PCB Editor and PCB SKILL

Capture CIS

IC Packaging and SiP Design

inspectAR

PSpice

Pulse and DE-HDL

System Capture

PCB Design Archive

  • Leaderboard

    PCB Design

    • 1
      masamasa
      masamasa 201 Points
    • 2
      eDave
      eDave 90 Points
    • 3
      soori3
      soori3 65 Points
    • 4
      steve
      steve 55 Points
    • 5
      JITHINDEV
      JITHINDEV 46 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,383 Points
    • 2
      oldmouldy
      oldmouldy 11,185 Points
    • 3
      eDave
      eDave 7,126 Points
    • 4
      redwire
      redwire 6,823 Points
    • 5
      DavidJHutchins
      DavidJHutchins 3,240 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Forum - Thread List

Latest Posts

  • Not Answered

    how add custom menu callback with OrCAD_Capture.xml or capTCLMenu.tcl?

    Category: Capture CIS

    By kwxsp86 kwxsp86

    •

    started 25 minutes ago

    0 replies • 8 views
  • Suggested Answer

    how to get the last time of refresh symbol in a pcb with skill? if over 2 days,i need to refresh again.

    Category: Allegro PCB Editor and PCB SKILL

    By kobe882424 kobe882424

    •

    updated 31 minutes ago by masamasa

    2 replies • 88 views
  • Not Answered

    equation in pspice

    Category: PSpice

    By STAVEX STAVEX

    •

    updated 17 hours ago by oldmouldy

    3 replies • 116 views
  • Not Answered

    dxf out question

    Category: Allegro PCB Editor and PCB SKILL

    By masamasa masamasa

    •

    updated 23 hours ago by masamasa

    2 replies • 179 views
  • Not Answered

    bias point and probe voltage

    Category: PSpice

    By elbertre08 elbertre08

    •

    updated 1 day ago by AyushD

    3 replies • 238 views
  • Not Answered

    PCB Replication taking more time than usual

    Category: Allegro PCB Editor and PCB SKILL

    By RohitRohan RohitRohan

    •

    updated 1 day ago by RohitRohan

    3 replies • 292 views
  • Not Answered

    Step mapping Issue

    Category: Allegro PCB Editor and PCB SKILL

    By ECY ECY

    •

    updated 1 day ago by jc teyssier

    1 replies • 87 views
  • Not Answered

    Vias are gone in 3D Cavas

    Category: IC Packaging and SiP Design

    By Daeyoung Kim Daeyoung Kim

    •

    started 2 days ago

    0 replies • 55 views
  • Discussion

    What are the benefits of cross probing?

    Category: System Capture

    By srish09 srish09

    •

    started 4 days ago

    0 replies • 76 views
  • Suggested Answer

    Scroll through active films and Single Layer mode

    Category: Allegro PCB Editor and PCB SKILL

    By Visakh Visakh

    •

    updated 4 days ago by John T

    2 replies • 352 views
>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information