Topics
Replies
Views
Last Post
0
82713
By
28 Jul 2011 11:20 PM
Setting PVS for DRC and LVS (tsmcN28)
started by on 19 May 2016 4:17 AM
3
40381
By
25 Sep 2020 6:32 AM
3
161
By
24 Sep 2020 11:20 AM
Assura QRC error
started by on 23 Sep 2020 6:57 PM
0
107
By
23 Sep 2020 6:57 PM
Spectre model aliasing
started by on 23 Sep 2020 1:06 PM
0
118
By
23 Sep 2020 1:06 PM
Finfet Stacked CMOS oppoint problem
started by on 22 Sep 2020 12:27 AM
1
208
By
22 Sep 2020 7:54 PM
Can Liberate take encrypted spice netlist?
started by on 22 Sep 2020 12:51 AM
1
204
By
22 Sep 2020 1:43 AM
0
194
By
22 Sep 2020 1:33 AM
Plot using waveVsWave function
started by on 21 Sep 2020 4:17 AM
0
226
By
21 Sep 2020 4:17 AM
Edit Synchronous clone
started by on 18 Sep 2020 12:33 PM
1
328
By
19 Sep 2020 12:09 AM
1
348
By
19 Sep 2020 12:07 AM
3
613
By
18 Sep 2020 4:26 PM
ModGen tool is violating the DRC rules
started by on 18 Sep 2020 6:25 AM
1
347
By
18 Sep 2020 8:48 AM
ADE XL showing deleted design variables
started by on 14 Feb 2019 7:50 PM
7
5748
By
18 Sep 2020 3:10 AM

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.