Logic Design

Latest Posts

Discussion

removing cdn_loop_breakers from netlist

Category: Logic Design

By Ganga Vinod

$usertype
•
started over 1 year ago

0 replies • 5328 views
Discussion

Conformal CEC checking

Category: Logic Design

By Sameerpy

$usertype
•
updated over 1 year ago by Fotios Nt

1 replies • 8037 views
Discussion

how to tell conformal to ignore certain combination of input

Category: Logic Design

By gperry

$usertype
•
updated over 1 year ago by Fotios Nt

1 replies • 6754 views
Discussion

Error orprobe3086

Category: Logic Design

By elirazo

$usertype
•
started over 1 year ago

0 replies • 5779 views
Discussion

Regarding the loading of waveform signals in the waveform windown using the tcl command

Category: Logic Design

By rahulkumarKKrahul

$usertype
•
updated over 1 year ago by rahulkumarKKrahul

1 replies • 7147 views
Discussion

Merge several worklibs

Category: Logic Design

By zzzzzzx

$usertype
•
started over 1 year ago

0 replies • 5917 views
Discussion

copy paste circuit from one schematic design to another

Category: Logic Design

By andyStubbs

$usertype
•
started over 2 years ago

0 replies • 7036 views
Discussion

How to generate "Sheet Name" column in a pin report?

Category: Logic Design

By Gan

$usertype
•
updated over 2 years ago by Gan

2 replies • 3567 views
Discussion

How to identify old Orcad Schematic entry version

Category: Logic Design

By pautax

$usertype
•
updated over 2 years ago by pautax

1 replies • 7293 views
Discussion

Unable to open 64bit version of simvison

Category: Logic Design

By sthoppa

$usertype
•
updated over 2 years ago by sthoppa

1 replies • 8189 views
Discussion

Detailed waveform dumping for selected waveform

Category: Logic Design

By AndyWangsh

$usertype
•
started over 2 years ago

0 replies • 9532 views
Discussion

Conformal LEC can't finish at analyze abort step. How do I proceed?

Category: Logic Design

By mxlusereight

$usertype
•
started over 2 years ago

0 replies • 4041 views
Discussion

DRC Developers question

Category: Logic Design

By MollyMeow

$usertype
•
started over 2 years ago

0 replies • 7150 views
Discussion

Request information on Tools

Category: Logic Design

By DEEPACDAC

$usertype
•
started over 2 years ago

0 replies • 6954 views
Discussion

Genus: Generated netlist doesn't define subckts

Category: Logic Design

By Anas2023a95

$usertype
•
updated over 2 years ago by DimoM

1 replies • 4858 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.