• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    ask some functions that we don't know if it exists

    Category: Logic Design

    By RONZYRR

    •

    started over 1 year ago

    0 replies • 2109 views
  • Discussion

    Unmapped points

    Category: Logic Design

    By GN20240831236

    •

    started over 1 year ago

    0 replies • 6192 views
  • Discussion

    Want to use Transmission Gate in my design?

    Category: Logic Design

    By Rohit B

    •

    started over 2 years ago

    0 replies • 6479 views
  • Discussion

    removing cdn_loop_breakers from netlist

    Category: Logic Design

    By Ganga Vinod

    •

    started over 2 years ago

    0 replies • 6168 views
  • Discussion

    Conformal CEC checking

    Category: Logic Design

    By Sameerpy

    •

    updated over 2 years ago by Fotios Nt

    1 replies • 9999 views
  • Discussion

    how to tell conformal to ignore certain combination of input

    Category: Logic Design

    By gperry

    •

    updated over 2 years ago by Fotios Nt

    1 replies • 7898 views
  • Discussion

    Error orprobe3086

    Category: Logic Design

    By elirazo

    •

    started over 2 years ago

    0 replies • 6627 views
  • Discussion

    Regarding the loading of waveform signals in the waveform windown using the tcl command

    Category: Logic Design

    By rahulkumarKKrahul

    •

    updated over 2 years ago by rahulkumarKKrahul

    1 replies • 8230 views
  • Discussion

    Merge several worklibs

    Category: Logic Design

    By zzzzzzx

    •

    started over 2 years ago

    0 replies • 6843 views
  • Discussion

    copy paste circuit from one schematic design to another

    Category: Logic Design

    By andyStubbs

    •

    started over 2 years ago

    0 replies • 8001 views
  • Discussion

    How to generate "Sheet Name" column in a pin report?

    Category: Logic Design

    By Gan

    •

    updated over 2 years ago by Gan

    2 replies • 4212 views
  • Discussion

    How to identify old Orcad Schematic entry version

    Category: Logic Design

    By pautax

    •

    updated over 2 years ago by pautax

    1 replies • 8394 views
  • Discussion

    Unable to open 64bit version of simvison

    Category: Logic Design

    By sthoppa

    •

    updated over 2 years ago by sthoppa

    1 replies • 9311 views
  • Discussion

    Detailed waveform dumping for selected waveform

    Category: Logic Design

    By AndyWangsh

    •

    started over 2 years ago

    0 replies • 11075 views
  • Discussion

    Conformal LEC can't finish at analyze abort step. How do I proceed?

    Category: Logic Design

    By mxlusereight

    •

    started over 3 years ago

    0 replies • 4721 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information