Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Logic Design
CDNS - double leaderboard script

Logic Design

Latest Posts

  • Create a new Post
  • Discussion

    Cadence Encounter and Innovus Library Compatibility.

    Category: Logic Design

    By Riya C Riya C

    •

    updated 10 months ago by Riya C

    4 replies • 3790 views
  • Discussion

    cadence Digital design

    Category: Logic Design

    By blossom blossom

    •

    updated 10 months ago by MTYM

    1 replies • 4160 views
  • Discussion

    when i use the elc, i found these problems, please help me!

    Category: Logic Design

    By WANGZHELONG WANGZHELONG

    •

    started over 1 year ago

    0 replies • 3685 views
  • Discussion

    Genus Synthesis not preserving register for sequential logic with pragma.

    Category: Logic Design

    By RichaV RichaV

    •

    started over 1 year ago

    0 replies • 3923 views
  • Discussion

    Can we do synthesis by using variables in generate block

    Category: Logic Design

    By RFStuff RFStuff

    •

    started over 1 year ago

    0 replies • 4289 views
  • Discussion

    Reading data from a file and assign those into a parametric array in verilogAMS

    Category: Logic Design

    By RFStuff RFStuff

    •

    updated over 1 year ago by Andrew Beckett

    4 replies • 5498 views
  • Discussion

    RTL Design of SPI

    Category: Logic Design

    By swe swe

    •

    started over 1 year ago

    0 replies • 4487 views
  • Discussion

    Genus : Tool coming out with "Killed"

    Category: Logic Design

    By sharadbrcm sharadbrcm

    •

    updated over 1 year ago by sharadbrcm

    1 replies • 2542 views
  • Discussion

    Best library structure (worklibs)

    Category: Logic Design

    By Ryic Ryic

    •

    started over 1 year ago

    0 replies • 4994 views
  • Discussion

    xmvlog: *E,MULPAK

    Category: Logic Design

    By Yishay Yishay

    •

    started over 1 year ago

    0 replies • 2838 views
  • Discussion

    Can Joules Report on wasted power on the inputs of a gated flop?

    Category: Logic Design

    By Falanke Falanke

    •

    started over 1 year ago

    0 replies • 5445 views
  • Discussion

    Genus synthesis report

    Category: Logic Design

    By Kelly Yu Kelly Yu

    •

    updated over 1 year ago by Kelly Yu

    2 replies • 7081 views
  • Discussion

    What's the advantage for declaration different clock domain in Genus

    Category: Logic Design

    By NickK NickK

    •

    updated over 1 year ago by samiirlore

    2 replies • 4417 views
  • Discussion

    Genus: Problem with long module name due to parameter types

    Category: Logic Design

    By pkarl pkarl

    •

    updated over 1 year ago by pkarl

    1 replies • 7125 views
  • Discussion

    How to interpret area reported by Genus in mm2

    Category: Logic Design

    By abarajithan11 abarajithan11

    •

    started over 1 year ago

    0 replies • 7080 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information