Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Forums Logic Design
CDNS - double leaderboard script

Logic Design

Latest Posts

  • Create a new Post
  • Discussion

    UNCONNECTED NETS in GENUS NETLIST!

    Category: Logic Design

    By AireenAmir AireenAmir

    •

    updated over 1 year ago by Rameen

    1 replies • 7641 views
  • Discussion

    Genus VHDL 2008 Unconstrained array - Illegal element type for composite type. [VHDLPT-567] [read_hdl]

    Category: Logic Design

    By FlorianP FlorianP

    •

    updated over 1 year ago by FlorianP

    2 replies • 4551 views
  • Discussion

    RTL synthesis fault

    Category: Logic Design

    By nokta nokta

    •

    updated over 1 year ago by Rameen

    6 replies • 14557 views
  • Discussion

    What is the command for opening the Xcelium Simulator ?

    Category: Logic Design

    By Sandeep29 Sandeep29

    •

    updated over 1 year ago by Dimo M

    1 replies • 12307 views
  • Discussion

    Compiling Xilinx libraries using Xcleium

    Category: Logic Design

    By rohanj rohanj

    •

    updated over 1 year ago by rohanj

    4 replies • 9181 views
  • Discussion

    Reporting non-RC gated flops

    Category: Logic Design

    By Max Bjurling Max Bjurling

    •

    updated over 1 year ago by Max Bjurling

    2 replies • 7938 views
  • Discussion

    Genus - Hierarchy

    Category: Logic Design

    By Stratis Stratis

    •

    updated over 1 year ago by Dimo M

    1 replies • 3600 views
  • Discussion

    VHDL IEEE Library not recognized by RTL Compiler or Genus

    Category: Logic Design

    By YuntaoLiu YuntaoLiu

    •

    updated over 1 year ago by Dimo M

    1 replies • 7535 views
  • Discussion

    Conformal-ECO priority of picking freed cells and sparecells

    Category: Logic Design

    By Mihu Mihu

    •

    started over 1 year ago

    0 replies • 7208 views
  • Discussion

    VHDL-613 error inside declarative region

    Category: Logic Design

    By carlosgewehr carlosgewehr

    •

    started over 1 year ago

    0 replies • 6744 views
  • Discussion

    Force cell equivalence between same-footprint and same-functionality hard-macros in Conformal LEC

    Category: Logic Design

    By Luca Pacher Luca Pacher

    •

    updated over 1 year ago by AndreasWiener

    1 replies • 9454 views
  • Discussion

    Genus advices on how to handle power and analog signals

    Category: Logic Design

    By abettati abettati

    •

    started over 2 years ago

    0 replies • 7137 views
  • Discussion

    Error in Cadence RTL Compiler when estimating Power using VCD

    Category: Logic Design

    By RileyDylan RileyDylan

    •

    started over 2 years ago

    0 replies • 7099 views
  • Discussion

    how to debug the misbehaving scheduling of sequential logic

    Category: Logic Design

    By ChrisKAustin ChrisKAustin

    •

    started over 2 years ago

    0 replies • 7064 views
  • Discussion

    Conformal LEC error

    Category: Logic Design

    By Varun M J Varun M J

    •

    started over 2 years ago

    0 replies • 7675 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information