Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Logic Design
CDNS - double leaderboard script

Logic Design

Latest Posts

  • Create a new Post
  • Discussion

    Genus: Problem with long module name due to parameter types

    Category: Logic Design

    By pkarl pkarl

    •

    updated over 1 year ago by pkarl

    1 replies • 7717 views
  • Discussion

    How to interpret area reported by Genus in mm2

    Category: Logic Design

    By abarajithan11 abarajithan11

    •

    started over 2 years ago

    0 replies • 7535 views
  • Discussion

    What kind of flops does state retention synthesis take?

    Category: Logic Design

    By iamKarthikBK iamKarthikBK

    •

    started over 2 years ago

    0 replies • 7173 views
  • Discussion

    How to add logic when compile

    Category: Logic Design

    By BaoP BaoP

    •

    started over 2 years ago

    0 replies • 7509 views
  • Discussion

    Check Constraints Problem

    Category: Logic Design

    By Dimitris Ant Dimitris Ant

    •

    updated over 2 years ago by Dimo M

    2 replies • 13401 views
  • Discussion

    Tool for generating 'documentation friendly' schematics from RTL

    Category: Logic Design

    By gretzteam gretzteam

    •

    updated over 2 years ago by lstand

    1 replies • 4865 views
  • Discussion

    Default settings for cell mapping - Genus Synthesis (Legacy)

    Category: Logic Design

    By iamKarthikBK iamKarthikBK

    •

    started over 2 years ago

    0 replies • 4314 views
  • Discussion

    Xcelium notation worklib:cell:view

    Category: Logic Design

    By Yakir Yakir

    •

    started over 2 years ago

    0 replies • 3044 views
  • Discussion

    Get defines value from Xcelium simulation

    Category: Logic Design

    By Yakir Yakir

    •

    started over 2 years ago

    0 replies • 8939 views
  • Discussion

    How to force RTL compiler to use a particular net name

    Category: Logic Design

    By deeps4 deeps4

    •

    updated over 2 years ago by Rameen

    4 replies • 70032 views
  • Discussion

    UNCONNECTED NETS in GENUS NETLIST!

    Category: Logic Design

    By AireenAmir AireenAmir

    •

    updated over 2 years ago by Rameen

    1 replies • 9868 views
  • Discussion

    Genus VHDL 2008 Unconstrained array - Illegal element type for composite type. [VHDLPT-567] [read_hdl]

    Category: Logic Design

    By FlorianP FlorianP

    •

    updated over 2 years ago by FlorianP

    2 replies • 5347 views
  • Discussion

    RTL synthesis fault

    Category: Logic Design

    By nokta nokta

    •

    updated over 2 years ago by Rameen

    6 replies • 17011 views
  • Discussion

    What is the command for opening the Xcelium Simulator ?

    Category: Logic Design

    By Sandeep29 Sandeep29

    •

    updated over 2 years ago by Dimo M

    1 replies • 18851 views
  • Discussion

    Compiling Xilinx libraries using Xcleium

    Category: Logic Design

    By rohanj rohanj

    •

    updated over 2 years ago by rohanj

    4 replies • 11712 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information