• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. End cap/boundary cell in my pdk from LFoundary

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 63
  • Views 4080
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

End cap/boundary cell in my pdk from LFoundary

KhanAmir
KhanAmir over 2 years ago

Hello everyone,

I am designing a decoder using custom digital placer integrated with virtuoso. I could not find End cap cell and boundary cells in my pdk. There are few cells which I don't understand but I am not sure what are they actually and I could not find their information in DRM as well. I can see filler cells of different sizes, Decap cells of three different sizes, Antenna cells but I could not locate the EndCap cells and Boundary Cells. What are the common names of these cells? I am using LFoundary 110nm. Please let me know if anything is left which may help you answer the query.

  • Cancel
  • KhanAmir
    KhanAmir over 2 years ago

    I don't know why these two questions are coming at the same place while I placed them in different forums logic design and Mixed signal design

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 2 years ago in reply to KhanAmir

    Apologies - I think I mistook the question to be a duplicate (I think you posted another one before which truly was a duplicate). The forum guidelines ask you not to cross-post the question in different forums.

    I'll split the post again, but to be honest it's more of a Logic Design question than Mixed-Signal - so I'll leave it in this forum.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • KhanAmir
    KhanAmir over 2 years ago in reply to Andrew Beckett

    Hi, thanks a lot. Because of my whole system I thought it maybe correct forum. But as you suggest this is better suited for logic design. Could you please transfer it to logic design or I need to post it there (this will violate forum guidelines)?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 2 years ago in reply to KhanAmir

    I already split it into a separate post which is in the Logic Design forum here - Decoder standalone synthesis in Genus

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • KhanAmir
    KhanAmir over 2 years ago in reply to Andrew Beckett

    Thanks a lot

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • KhanAmir
    KhanAmir over 2 years ago

    Is it necessary to use EndCap/Boundary cells? My chip is going to be mixed and I am going to place guard rings. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information