Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Logic Design Genus Synthesis not preserving register for sequential logic...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 68
  • Views 3947
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Genus Synthesis not preserving register for sequential logic with pragma.

RichaV
RichaV over 1 year ago

Hi All,

I am using /*cadence preserve_sequential */ pragma to preserve reg type in sequential logic and using "// cadence keep_signal_name clkdiv13 syn_keep=1" to preserve a wire named clkdiv13 in the Verilog design. Upon synthesizing the design with Genus Synthesis Solution I can see that netlist does not retain clkdiv13 wire or it changes the name. Also, Genus changes reg type signals used in sequential logic to wire.

NOTE: I have used "// cadence keep_signal_name xyz syn_keep=1" pragma for other wires and I am able to see them in the synthesized netlist.

1st snapshot shows the Verilog RTL code. 2nd snapshot shows synthesized netlist.

Thanks!

Richa

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information