• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Digital Custom Placer Via not placing

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 7932
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Digital Custom Placer Via not placing

KhanAmir
KhanAmir over 2 years ago

Hello everyone,

I am designing a decoder using custom digital placer. I did power ring and was in process to place vias. But it is not placing Vias but showing the attached lines in the CIW window. I think I have configure everything right. I am also attaching the powerpin.il, in case it has some problem. There are two warning which I think is not important as I am not using that via type. I am using Metal1 to MetalF (F=4) vias. I will highly appreciate your help.

Fullscreen Power_routing_schemes_modified.txt Download
;; ----------------------------------------
;; Scheme: pwr_ring
;; ----------------------------------------
(rteCreatePadRingScheme
	?name			'pwr_ring
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?railPins		t
	?edgePins		nil
)
(rteCreateCoreRingScheme
	?name			'pwr_ring
	?ringAtCenter		nil
	?relativeTo		'insideIOPads
	?coreClearance		0.000000
	?padClearance		1.000000
	?inAreaClearance	0.000000
	?outAreaClearance	0.000000
	?areaXLo		0.000000
	?areaYLo		0.000000
	?areaXHi		0.000000
	?areaYHi		0.000000
	?horiLayer		"Metal1"
	?vertLayer		"Metal2"
	?latticeStyle		nil
	?netClearance		1.050000
	?netWidth		1.040000
)
(rteCreateBlockRingScheme
	?name			'pwr_ring
	?contour		nil
	?channel		nil
	?blockClearance		0.000000
	?horiLayer		"Metal1"
	?vertLayer		"Metal1"
	?latticeStyle		nil
	?netClearance		0.060000
	?netWidth		0.060000
)
(rteCreateStripesScheme
	?name			'pwr_ring
	?horiStripes		t
	?yStep			0.000000
	?horiLayers		nil
	?vertStripes		t
	?xStep			0.000000
	?vertLayers		nil
	?pinClearance		0.000000
	?netClearance		0.000000
	?netWidth		0.000000
	?minStripeLength	0.000000
	?offsetFrom		'designBoundary
	?leftOffset		0.000000
	?bottomOffset		0.000000
	?useCenterLine		nil
)
(rteCreateCellRowsScheme
	?name			'pwr_ring
	?routeLayers		'("Metal1")
	?endOfRow		nil
	?extendToNearest	t
)
(rteCreatePinToTrunkScheme
	?name			'pwr_ring
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?useTrunkLayer		nil
	?trunkLayer		"Metal1"
	?minTrunkWidth		0.220000
	?minWireWidth		0.200000
	?maxWireWidth		0.250000
)
(rteCreateViasScheme
	?name			'pwr_ring
	?layerRange		nil
	?minLayer		"Metal1"
	?maxLayer		"MetalF"
	?cutArrayRule		'rectangular
	?cutArrayRows		4
	?cutArrayColumns	4
)

;; ----------------------------------------
;; Scheme: dgnd_stripes
;; ----------------------------------------
(rteCreatePadRingScheme
	?name			'gnd_stripes
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?railPins		t
	?edgePins		nil
)
(rteCreateCoreRingScheme
	?name			'gnd_stripes
	?ringAtCenter		nil
	?relativeTo		'insideIOPads
	?coreClearance		0.000000
	?padClearance		1.000000
	?inAreaClearance	0.000000
	?outAreaClearance	0.000000
	?areaXLo		0.000000
	?areaYLo		0.000000
	?areaXHi		0.000000
	?areaYHi		0.000000
	?horiLayer		"Metal1"
	?vertLayer		"Metal2"
	?latticeStyle		nil
	?netClearance		1.050000
	?netWidth		1.040000
)
(rteCreateBlockRingScheme
	?name			'gnd_stripes
	?contour		nil
	?channel		nil
	?blockClearance		0.000000
	?horiLayer		"Metal1"
	?vertLayer		"Metal1"
	?latticeStyle		nil
	?netClearance		0.060000
	?netWidth		0.060000
)
(rteCreateStripesScheme
	?name			'gnd_stripes
	?horiStripes		t
	?yStep			3.420000
	?horiLayers		'("Metal1")
	?vertStripes		nil
	?xStep			0.000000
	?vertLayers		nil
	?pinClearance		0.070000
	?netClearance		0.070000
	?netWidth		0.080000
	?minStripeLength	8.000000
	?offsetFrom		'designBoundary
	?leftOffset		0.000000
	?bottomOffset		0.190000
	?useCenterLine		nil
)
(rteCreateCellRowsScheme
	?name			'gnd_stripes
	?routeLayers		'("Metal1")
	?endOfRow		nil
	?extendToNearest	t
)
(rteCreatePinToTrunkScheme
	?name			'gnd_stripes
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?useTrunkLayer		nil
	?trunkLayer		"Metal1"
	?minTrunkWidth		0.220000
	?minWireWidth		0.200000
	?maxWireWidth		0.250000
)
(rteCreateViasScheme
	?name			'gnd_stripes
	?layerRange		nil
	?minLayer		"Metal1"
	?maxLayer		"MetalF"
	?cutArrayRule		'rectangular
	?cutArrayRows		4
	?cutArrayColumns	4
)

;; ----------------------------------------
;; Scheme: vdd_stripes
;; ----------------------------------------
(rteCreatePadRingScheme
	?name			'vdd_stripes
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?railPins		t
	?edgePins		nil
)
(rteCreateCoreRingScheme
	?name			'vdd_stripes
	?ringAtCenter		nil
	?relativeTo		'insideIOPads
	?coreClearance		0.000000
	?padClearance		1.000000
	?inAreaClearance	0.000000
	?outAreaClearance	0.000000
	?areaXLo		0.000000
	?areaYLo		0.000000
	?areaXHi		0.000000
	?areaYHi		0.000000
	?horiLayer		"Metal1"
	?vertLayer		"Metal2"
	?latticeStyle		nil
	?netClearance		1.050000
	?netWidth		1.040000
)
(rteCreateBlockRingScheme
	?name			'vdd_stripes
	?contour		nil
	?channel		nil
	?blockClearance		0.000000
	?horiLayer		"Metal1"
	?vertLayer		"Metal1"
	?latticeStyle		nil
	?netClearance		0.060000
	?netWidth		0.060000
)
(rteCreateStripesScheme
	?name			'vdd_stripes
	?horiStripes		t
	?yStep			1.710000
	?horiLayers		'("Metal1")
	?vertStripes		nil
	?xStep			0.000000
	?vertLayers		nil
	?pinClearance		0.070000
	?netClearance		0.070000
	?netWidth		0.080000
	?minStripeLength	8.000000
	?offsetFrom		'designBoundary
	?leftOffset		0.000000
	?bottomOffset		1.050000
	?useCenterLine		nil
)
(rteCreateCellRowsScheme
	?name			'vdd_stripes
	?routeLayers		'("Metal1")
	?endOfRow		nil
	?extendToNearest	t
)
(rteCreatePinToTrunkScheme
	?name			'vdd_stripes
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?useTrunkLayer		nil
	?trunkLayer		"Metal1"
	?minTrunkWidth		0.220000
	?minWireWidth		0.220000
	?maxWireWidth		0.220000
)
(rteCreateViasScheme
	?name			'vdd_stripes
	?layerRange		nil
	?minLayer		"Metal1"
	?maxLayer		"MetalF"
	?cutArrayRule		'rectangular
	?cutArrayRows		4
	?cutArrayColumns	4
)

;; ----------------------------------------
;; Scheme: vdd_stripes
;; ----------------------------------------
(rteCreatePadRingScheme
	?name			'vdd_stripes
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?railPins		t
	?edgePins		nil
)
;; ----------------------------------------
;; Scheme: Vias
;; ----------------------------------------
(rteCreatePadRingScheme
	?name			'Vias
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?railPins		t
	?edgePins		nil
)
(rteCreateCoreRingScheme
	?name			'Vias
	?ringAtCenter		t
	?relativeTo		'outsideCore
	?coreClearance		0.000000
	?padClearance		0.000000
	?inAreaClearance	0.000000
	?outAreaClearance	0.000000
	?areaXLo		0.000000
	?areaYLo		0.000000
	?areaXHi		0.000000
	?areaYHi		0.000000
	?horiLayer		"Metal1"
	?vertLayer		"Metal2"
	?latticeStyle		nil
	?netClearance		0.060000
	?netWidth		0.20000
)
(rteCreateBlockRingScheme
	?name			'Vias
	?contour		nil
	?channel		nil
	?blockClearance		0.000000
	?horiLayer		"Metal1"
	?vertLayer		"Metal1"
	?latticeStyle		nil
	?netClearance		0.060000
	?netWidth		0.060000
)
(rteCreateStripesScheme
	?name			'Vias
	?horiStripes		t
	?yStep			0.000000
	?horiLayers		nil
	?vertStripes		t
	?xStep			0.000000
	?vertLayers		nil
	?pinClearance		0.000000
	?netClearance		0.000000
	?netWidth		0.000000
	?minStripeLength	0.000000
	?offsetFrom		'designBoundary
	?leftOffset		0.000000
	?bottomOffset		0.000000
	?useCenterLine		nil
)
(rteCreateCellRowsScheme
	?name			'Vias
	?routeLayers		'("Metal1")
	?endOfRow		nil
	?extendToNearest	t
)
(rteCreatePinToTrunkScheme
	?name			'Vias
	?allPinLayers		t
	?pinLayers		'("Metal1")
	?useTrunkLayer		nil
	?trunkLayer		"Metal1"
	?minTrunkWidth		0.200000
	?minWireWidth		0.200000
	?maxWireWidth		0.220000
)
(rteCreateViasScheme
	?name			'Vias
	?layerRange		t
	?minLayer		"Metal1"
	?maxLayer		"MetalF"
	?cutArrayRule		'rectangular
	?cutArrayRows		4
	?cutArrayColumns	4
)





  • Cancel
  • realakirabutt
    realakirabutt over 2 years ago

    Please kindly provide any solutions or recommendations that may help to resolve the issue, and any assistance or guidance would be greatly appreciated. Thank you in advance for your kind support

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mschw
    mschw over 2 years ago in reply to realakirabutt

    I cannot comment on the contents, but I suggest that you move/ask your question to/in the Custom IC forum.

    Regards,

    Matthias

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • realakirabutt
    realakirabutt over 2 years ago in reply to mschw

    Okay Thanks for suggestion sorry for my mistake....

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information