Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Forums Logic Design
CDNS - double leaderboard script

Logic Design

Latest Posts

  • Create a new Post
  • Discussion

    Logic Design Forum Posting Guidelines

    Category: Logic Design

    By tstark tstark

    •

    started over 9 years ago

    0 replies • 44277 views
  • Discussion

    Constraining some nets to route through a specific metal layer, and changing some pin/cell placements and wire directions in Cadence Innovus.

    Category: Logic Design

    By Riya C Riya C

    •

    updated 6 hours ago by DimoM

    1 replies • 68 views
  • Discussion

    Instance of standard cell does not have layout?

    Category: Logic Design

    By KhanAmir KhanAmir

    •

    updated 1 day ago by DimoM

    3 replies • 103 views
  • Discussion

    Digital Custom Placer Via not placing

    Category: Logic Design

    By KhanAmir KhanAmir

    •

    started 5 days ago

    0 replies • 75 views
  • Discussion

    HELP WITH Integral nonlinearity (INL) and differential nonlinearity (DNL) of data converters

    Category: Logic Design

    By Saori Saori

    •

    updated 9 days ago by ShawnLogan

    1 replies • 148 views
  • Discussion

    End cap/boundary cell in my pdk from LFoundary

    Category: Logic Design

    By KhanAmir KhanAmir

    •

    updated 9 days ago by KhanAmir

    6 replies • 189 views
  • Discussion

    Decoder standalone synthesis in Genus

    Category: Logic Design

    By KhanAmir KhanAmir

    •

    started 12 days ago

    0 replies • 173 views
  • Discussion

    Cadence Encounter and Innovus Library Compatibility.

    Category: Logic Design

    By Riya C Riya C

    •

    updated 2 months ago by Riya C

    4 replies • 1657 views
  • Discussion

    cadence Digital design

    Category: Logic Design

    By blossom blossom

    •

    updated 2 months ago by MTYM

    1 replies • 2286 views
  • Discussion

    when i use the elc, i found these problems, please help me!

    Category: Logic Design

    By WANGZHELONG WANGZHELONG

    •

    started 4 months ago

    0 replies • 2061 views
  • Discussion

    Genus Synthesis not preserving register for sequential logic with pragma.

    Category: Logic Design

    By RichaV RichaV

    •

    started 5 months ago

    0 replies • 2260 views
  • Discussion

    Can we do synthesis by using variables in generate block

    Category: Logic Design

    By RFStuff RFStuff

    •

    started 6 months ago

    0 replies • 2692 views
  • Discussion

    Reading data from a file and assign those into a parametric array in verilogAMS

    Category: Logic Design

    By RFStuff RFStuff

    •

    updated 6 months ago by Andrew Beckett

    4 replies • 3459 views
  • Discussion

    RTL Design of SPI

    Category: Logic Design

    By swe swe

    •

    started 7 months ago

    0 replies • 2849 views
  • Discussion

    Genus : Tool coming out with "Killed"

    Category: Logic Design

    By sharadbrcm sharadbrcm

    •

    updated 8 months ago by sharadbrcm

    1 replies • 2071 views
>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information